Editor Version ×
Standard

1.Easy to use and quick to get started

2.The process supports design scales of 300 devices or 1000 pads

3.Supports simple circuit simulation

4.For students, teachers, creators

Profession

1.Brand new interactions and interfaces

2.Smooth support for design sizes of over 5,000 devices or 10,000 pads

3.More rigorous design constraints, more standardized processes

4.For enterprises, more professional users

Ongoing

STD Bob Pease's High Impedance Active Scope Probe simulations

License:

Mode: Editors' pick

  • 8.7k
  • 0
  • 4
Update time: 2020-01-27 22:21:58
Creation time: 2014-07-04 08:09:55
Description
The jfet input active oscilloscope probe described in "Troubleshooting Analog Circuits" by Bob Pease; Part 2 "The right equipment is essential for effective troubleshooting", Section 3, Figure 3. Published in EDN January 5 1989. A copy can be found here: The original design can be found in: http://www.introni.it/pdf/Bob%20Pease%20Lab%20Notes%20Part%208.pdf There is one piece of information missing in Bob Pease's article and that is how to connect the signal output of the probe to the scope input and that is not as simple as it may seem because when probing a low impedance source, the probe bandwidth is high enough for the inevitable impedance mismatch due to driving a coax cable from the relatively low probe output into the complex x1 scope input impedance (1MOhms//15pF) to cause serious problems with reflections. A higher performance design of output buffer is required for high frequency use so that it can drive either a lossy coax interconnecting cable or a higher performance 50 Ohm coax cable. This project contains the simulations for a simple DIY low frequency high input impedance active scope probe adapter.
Design Drawing
schematic diagram
1 /
  • Simulation schematic for Bob Pease's High Impedance Active Scope Probe

    Open in Editor
PCB
1 /
The preview image was not generated, please save it again in the editor.
ID Designator Quantity
1 J1,J2 2
2 Q1 1
3 Q2 1
4 R1 1
5 R3,R4 2
6 R5,R6,R7 3
7 C1,C2 2
8 V1,V2 2
9 R9 1
10 C3 1
11 V3 1
12 R10 1
13 S1 1
14 VAMMETER1 1
15 RDAMP1 1
16 R8 1
17 R2 1

Unfold

Project Attachments
Empty
Project Members
Related Projects
Change a batch
Loading...
Add to album ×

Loading...

reminder ×

Do you need to add this project to the album?

服务时间

周一至周五 9:00~18:00
  • 0755 - 2382 4495
  • 153 6159 2675

服务时间

周一至周五 9:00~18:00
  • 立创EDA微信号

    easyeda

  • QQ交流群

    664186054

  • 立创EDA公众号

    lceda-cn