© 2024 EasyEDA Some rights reserved ISO/IEC
1.Easy to use and quick to get started
2.The process supports design scales of 300 devices or 1000 pads
3.Supports simple circuit simulation
4.For students, teachers, creators
1.Brand new interactions and interfaces
2.Smooth support for design sizes of over 5,000 devices or 10,000 pads
3.More rigorous design constraints, more standardized processes
4.For enterprises, more professional users
STD gate driver 1.1
Mode: Editors' pick
Cloned from gate driver
Gate Driver copy
Open in Editorgate driver 1.1_3
Open in Editorgate driver 1.1_3_EDITED
Open in Editorgate driver 1.1_4
Open in Editorgate driver 1.1_5
Open in Editorgate driver 1.1_6
Open in Editorgate driver 1.1_7
Open in EditorID | Name | Designator | Footprint | Quantity |
---|---|---|---|---|
1 | 100 | R22,R26,R29,R30,R36,R37 | 0805 | 6 |
2 | 10k | R18,R19,R1,R2,R20,R21 | 0805 | 6 |
3 | B560C | D5,D6,D7,D11,D12,D16 | SMC(DO-214AB)-F | 6 |
4 | 0.01 | R3,R4,R5 | 2512 | 3 |
5 | ADUM4121ARIZ | U1,U2,U3,U4,U5,U6 | SOIC-8-W-7.6X6.05 | 6 |
6 | BYT79-600,127 | D4,D17,D18 | TO-220AC | 3 |
7 | 100nF/50V | C5,C1,C6,C4,C7,C8,C9,C12,C13,C14 | 0603 | 10 |
8 | 1uF | C3,C10,C11 | 0603 | 3 |
9 | 100uF/35V | C2,C15,C16 | CAP-TH_BD8.0-P3.50-D1.0-FD | 3 |
10 | KDZ6.2V-Y-RTK/P | D1,D2,D9,D10,D14,D15,D3,D8,D13,D19,D20,D21 | SOD-323_L1.8-W1.3-LS2.5-RD | 12 |
11 | 10 | R6,R7,R8,R9,R10,R11 | 1206 | 6 |
12 | 1 | R12,R13,R14,R15,R16,R17 | 1206 | 6 |
13 | Header-Male-2.54_1x2 | H1,H2,H3,H4,H5,H6,H7,H8,H9,H10,H11,H12,H14,H15,H16,H17,H18,H19 | HDR-2X1/2.54 | 18 |
14 | +5-GND | +5V | WJ2EDGVC-5.08-2P | 1 |
15 | +6V-GND | +6V,+3V | WJ2EDGVC-5.08-2P | 2 |
16 | DSPACE_CONNECTOR | U7 | DSPACE | 1 |
Unfold
Loading...
Do you need to add this project to the album?