Editor Version ×
Standard

1.Easy to use and quick to get started

2.The process supports design scales of 300 devices or 1000 pads

3.Supports simple circuit simulation

4.For students, teachers, creators

Profession

1.Brand new interactions and interfaces

2.Smooth support for design sizes of over 5,000 devices or 10,000 pads

3.More rigorous design constraints, more standardized processes

4.For enterprises, more professional users

Ongoing

STD MS-Optima_r3

License:

Mode: Editors' pick

  • 215
  • 0
  • 0
Update time: 2021-04-11 05:42:46
Creation time: 2017-09-08 21:26:43
Description
Rectification automation block
Design Drawing
schematic diagram
1 /
PCB
1 /
The preview image was not generated, please save it again in the editor.
ID Name Designator Footprint Quantity
1 CH340G U2 SOIC-16_150MIL 1
2 HEF4066BT U3 SOIC-14_150MIL 1
3 LM324DT U4 SOIC-14_150MIL 1
4 ATMEGA32A-AU U1 TQFP-44_10X10X08P 1
5 7.3728MHZ X2 OSC-49S-1 1
6 IRLR2905TRPBF Q1,Q2 TO-252-2 2
7 LM7805EE U7 TO-220 1
8 12MHZ X1 OSC-49S-1 1
9 10KΩ R1,R4 0805 2
10 22pF C1,C2,C3,C4 0805 4
11 PC817A U5,U6 DIP-4 2
12 510Ω R2,R3 0805 2
13 USB-B-2 USB1 USB-B-2 1
14 10nF C5 0805 1
15 10uF C6,C309 CASE-B_3528 2
16 SMD1206P050TF F1 1206 1
17 10KΩ R320 RES-ADJ_3296W 1
18 5KΩ R302 RES-ADJ_3296W 1
19 10KΩ R301,R303,R304,R305,R306,R307,R308,R309,R310,R311,R312,R313,R314,R315,R316,R317,R318,R319 0805 18
20 SS14 VD301 SMA(DO-214AC) 1

Unfold

Project Attachments
Empty
Project Members
Target complaint
Related Projects
Change a batch
Loading...
Add to album ×

Loading...

reminder ×

Do you need to add this project to the album?

服务时间

周一至周五 9:00~18:00
  • 0755 - 2382 4495
  • 153 6159 2675

服务时间

周一至周五 9:00~18:00
  • 立创EDA微信号

    easyeda

  • QQ交流群

    664186054

  • 立创EDA公众号

    lceda-cn