Editor Version ×
Standard

1.Easy to use and quick to get started

2.The process supports design scales of 300 devices or 1000 pads

3.Supports simple circuit simulation

4.For students, teachers, creators

Profession

1.Brand new interactions and interfaces

2.Smooth support for design sizes of over 5,000 devices or 10,000 pads

3.More rigorous design constraints, more standardized processes

4.For enterprises, more professional users

Ongoing

STD Blend S Intro on Oszilloskop copy

License: Public Domain

Mode: Editors' pick

Cloned from Blend S Intro on Oszilloskop

  • 380
  • 0
  • 0
Update time: 2022-04-23 14:28:26
Creation time: 2019-11-11 14:43:36
Description
Use Osziloskop as a monitor
Design Drawing
schematic diagram
1 /
PCB
1 /
The preview image was not generated, please save it again in the editor.
ID Name Designator Footprint Quantity
1 1N4148 D1,D2 DO-35 2
2 680R R6 AXIAL-0.3 1
3 3.3k R3,R8,R9 AXIAL-0.3 3
4 180R R7 AXIAL-0.3 1
5 2.2k R14,R10,R12 AXIAL-0.3 3
6 68k R4,R16 AXIAL-0.3 2
7 6.8k R5,R2 AXIAL-0.3 2
8 5.6k R11 AXIAL-0.3 1
9 680k R1 AXIAL-0.3 1
10 4.7k R15 AXIAL-0.3 1
11 1u C2 CAP-D3.0XF1.5 1
12 Header-Male-2.54_1x6 H1 HDR-TH_6P-P2.54-V 1
13 10k R17 RES-ADJ_3386P 1
14 1k R13 RES-ADJ_3386P 1
15 pnp Q3,Q1 TO-92(TO-92-3) 2
16 npn Q2,Q4,Q5,Q6 TO-92(TO-92-3) 4
17 LM1881M U1 SOIC-8_L5.0-W4.0-P1.27-LS6.0-BL 1
18 10nf C6 RAD-0.1 1
19 0.1uf C5,C1 RAD-0.1 2
20 22nf C4 RAD-0.1 1
21 100nf C3 RAD-0.1 1
22 AD8032ARZ U2,U3 SOIC-8_L4.9-W3.9-P1.27-LS6.0-BL 2

Unfold

Project Attachments
Empty
Related Projects
Change a batch
Loading...
Add to album ×

Loading...

reminder ×

Do you need to add this project to the album?

服务时间

周一至周五 9:00~18:00
  • 0755 - 2382 4495
  • 153 6159 2675

服务时间

周一至周五 9:00~18:00
  • 立创EDA微信号

    easyeda

  • QQ交流群

    664186054

  • 立创EDA公众号

    lceda-cn