Editor Version ×
Standard

1.Easy to use and quick to get started

2.The process supports design scales of 300 devices or 1000 pads

3.Supports simple circuit simulation

4.For students, teachers, creators

Profession

1.Brand new interactions and interfaces

2.Smooth support for design sizes of over 5,000 devices or 10,000 pads

3.More rigorous design constraints, more standardized processes

4.For enterprises, more professional users

Ongoing

STD Reloj Digital

License:

Mode: Editors' pick

  • 297
  • 0
  • 0
Update time: 2023-02-15 04:09:21
Creation time: 2018-10-09 00:55:48
Description
Empty
Design Drawing
schematic diagram
1 /
PCB
1 /
The preview image was not generated, please save it again in the editor.
ID Name Designator Footprint Quantity Mounted
1 555_BJT_EE U1 DIP8 1 Yes
2 74LS90 U2,U3,U4,U5,U6,U7 DIP-14 6 Yes undefined
3 74LS47 U8,U9,U10,U11,U12,U13 DIP-16 6 Yes undefined
4 7408 U20 DIP14 1 Yes
5 4.7k R1,R2 RTH025W 2 Yes
6 4.7u C1 4.7UF, 50V CAPACITOR 1 Yes
7 220 R3,R4,R5,R6,R7,R9,R10,R11,R8,R14,R15,R16,R17,R18,R19,R12,R13,R20,R21,R22,R23,R24,R25,R26,R27,R28,R29,R30,R31,R32,R33,R34,R35,R36,R37,R38,R39,R40,R41,R42,R43,R44,R45 RTH025W 43 Yes
8 LED 5MM D1 LED_5MM 1 Yes
9 601-10111BB copper ROHS seal Rocker switch SW1 601-10211BB-3P 1 Yes C3670
10 7_segment_LED_common_anode U19,U16,U14,U17,U15,U18 1_DIGIT_LED_DIP10 6 Yes 110-68-593
11 CON_TERMINAL_BLOCK_02 J1 TERMINAL_BLOCK_2P_5 1 Yes

Unfold

Project Attachments
Empty
Related Projects
Change a batch
Loading...
Add to album ×

Loading...

reminder ×

Do you need to add this project to the album?

服务时间

周一至周五 9:00~18:00
  • 0755 - 2382 4495
  • 153 6159 2675

服务时间

周一至周五 9:00~18:00
  • 立创EDA微信号

    easyeda

  • QQ交流群

    664186054

  • 立创EDA公众号

    lceda-cn