Editor Version ×
Standard

1.Easy to use and quick to get started

2.The process supports design scales of 300 devices or 1000 pads

3.Supports simple circuit simulation

4.For students, teachers, creators

Profession

1.Brand new interactions and interfaces

2.Smooth support for design sizes of over 5,000 devices or 10,000 pads

3.More rigorous design constraints, more standardized processes

4.For enterprises, more professional users

Ongoing

STD TriggerDelay

License:

Mode: Editors' pick

  • 202
  • 0
  • 0
Update time: 2021-03-31 15:36:33
Creation time: 2019-07-08 12:45:24
Description
Empty
Design Drawing
schematic diagram
1 /
PCB
1 /
The preview image was not generated, please save it again in the editor.
ID Name Designator Footprint Quantity
1 1N4004 D2,D1 DO-41 2
2 BC550C Q1,Q2,Q3,Q4 TO-92-CBE 4
3 1M Log PR1,PR2,PR3,PR4 RES-ADJ_3296W 4
4 100uF C20,C21 CAP-D6.3XF2.5 2
5 1n C1,C5,C8,C12 CAP_PF 4
6 4.7n C2,C6,C9,C13 CAP_PF 4
7 Delay 6.8uF(8.8s) or 4.7uF(5.5s) C4,C11 CAP_PF 2
8 4.7uF C7,C14 CAP_PF 2
9 LED gelb 3 mm LED3,LED1 LED-3MM 2
10 100n C3,C10,C16,C17,C19 1206 5
11 HEADER_5X2 C15 IDC10-BLK 1
12 100k R7,R1,R2,R5,R10,R14,R15,R16,R19,R23 1206 10
13 220R R3,R8,R17,R21 1206 4
14 560R R4,R6,R18,R20 1206 4
15 56k R9,R22 1206 2
16 240R R11,R24 1206 2
17 47k R12,R25 1206 2
18 6.8k R13,R26 1206 2
19 10R R27,R28 1206 2
20 Clock IN XP2,XP1,XP3,XP4 PLS-2 4
21 TL082ACD U3 SOIC8 1
22 NE556N U1,U2 DIL14 2

Unfold

Project Attachments
Empty
Project Members
Related Projects
Change a batch
Loading...
Add to album ×

Loading...

reminder ×

Do you need to add this project to the album?

服务时间

周一至周五 9:00~18:00
  • 0755 - 2382 4495
  • 153 6159 2675

服务时间

周一至周五 9:00~18:00
  • 立创EDA微信号

    easyeda

  • QQ交流群

    664186054

  • 立创EDA公众号

    lceda-cn