Editor Version ×
Standard

1.Easy to use and quick to get started

2.The process supports design scales of 300 devices or 1000 pads

3.Supports simple circuit simulation

4.For students, teachers, creators

Profession

1.Brand new interactions and interfaces

2.Smooth support for design sizes of over 5,000 devices or 10,000 pads

3.More rigorous design constraints, more standardized processes

4.For enterprises, more professional users

Ongoing

STD SineWaveMod tidied up

License: Public Domain

Mode: Editors' pick

Cloned from

  • 874
  • 0
  • 0
Update time: 2017-09-03 16:17:25
Creation time: 2017-09-03 13:43:20
Description
Schematic and PCB layout tidied up to look more professional. **Open in Editor to see the changes.** Redrawn the schematic to make it more readable and to clarify signal and power flow and decoupling cap placements. Added netnames. Note that the 2 pin output connector now has the unused pin grounded. Previously, this pin was floating. It is a bad idea to have a single wire connecting the output to some other point especially as the output resistance is 10k. Such a a single wire wire connection forms a loop with the ground connection via the input and/or 12V supply connections. This loop acts as an inductor and allows noise to be injected into the signal being fed to the Arduino input. This in turn may cause measurement errors due to pulse miscounting. Redesigned PCB layout to use thicker traces and to place decoupling caps and comparator feedback resistors closer to where they need to be and to make signal and power currents flow logically through the PCB. This also simplifies tracking and maximises effectiveness of copper areas. Note that all tracking is now on the bottom layer except ground which is a single, continuous copper area on the top layer. Check out the Schematic and PCB Design managers (Design button in the left hand panel) Note: no DRC errors in the PCB. PCB corners rounded. Because we can. And it costs no more. :) Open the PCB up and play with it to see how the copper areas work and to see how net names help readability and checking using the Design Managers.
Design Drawing
schematic diagram
1 /
PCB
1 /
The preview image was not generated, please save it again in the editor.
ID Name Designator Footprint Quantity
1 10KΩ RIN,R4,R5 AXIAL-0.4 3
2 10Ω R2 AXIAL-0.4 1
3 LM7805CT VR_5V TO-220(TO-220-3) 1
4 WJ301V-5.00-2P SINE_IN,SIG_OUT,12V_SUP WJ301V-5.00-2P 3
5 100nF C1 RAD-0.2 1
6 10uF C2 RAD-0.2 1
7 1N4730A D2,D1 DO-41 2
8 47KΩ R1,R3 AXIAL-0.4 2
9 LM311P U1 DIP8 1

Unfold

Project Attachments
Empty
Project Members
Related Projects
Change a batch
Loading...
Add to album ×

Loading...

reminder ×

Do you need to add this project to the album?

服务时间

周一至周五 9:00~18:00
  • 0755 - 2382 4495
  • 153 6159 2675

服务时间

周一至周五 9:00~18:00
  • 立创EDA微信号

    easyeda

  • QQ交流群

    664186054

  • 立创EDA公众号

    lceda-cn