Editor Version ×
Standard

1.Easy to use and quick to get started

2.The process supports design scales of 300 devices or 1000 pads

3.Supports simple circuit simulation

4.For students, teachers, creators

Profession

1.Brand new interactions and interfaces

2.Smooth support for design sizes of over 5,000 devices or 10,000 pads

3.More rigorous design constraints, more standardized processes

4.For enterprises, more professional users

Ongoing

STD Variable duty cycle fixed frequency 555 oscillator

License: Public Domain

Mode: Editors' pick

  • 10.5k
  • 0
  • 1
Update time: 2022-04-14 17:44:30
Creation time: 2016-10-31 15:45:31
Description
A simple but flawed idea to make a fixed frequency variable duty cycle oscillator based on a 555 timer and using the push-pull output to drive the RC timing through two routing diodes, a pot and a series resistor to limit the min/max duty cycle to something sensible at around 9%/91%. If the diode drops were negligible and the 555 timer output pulled fully up to VCC and down to ground then the sum of RC time constant for the rising part of the sawtooth through one side of the pot plus the series resistor plus the RC time constant for the falling part of the sawtooth through the other side of the pot plus the series resistor would be a constant and so although the rise and fall times would be adjustable, the overall period would be fixed. However, in the real circuit, the diode drops are not negligible: they still constitute about 10% of the peak to peak swing of the V(SAW) for VCC = 15V (and much more for lower values of VCC). Also, the real bipolar 555 timer output swing has different voltage drops with respect to ground and below VCC output which means the high and low levels do not swing fully between ground and VCC. This effectively makes the rising edge time constant different from the falling edge time constant. This also causes different currents to flow in the routing diodes and so they present different drops for the rising and falling edges of V(SAW). These effects combined mean that the frequency varies significantly at different duty cycle settings.
Design Drawing
schematic diagram
1 /
PCB
1 /
The preview image was not generated, please save it again in the editor.
ID Name Designator Footprint Quantity
1 10n C1,C3,C5 1206 3
2 10u C2,C4,C6 CP_8X13MM 3
3 1N4148 D1,D2,D3,D4,D5,D6 DO35-7 6
4 100K R1,R3,R5 RES-ADJ_3386P 3
5 10k R2,R4,R6 0805 3
6 555_BJT_EE U1,U2,U3 DIP08 3
7 15 V3 2P-5.0 1

Unfold

Project Attachments
Empty
Project Members
Related Projects
Change a batch
Loading...
Add to album ×

Loading...

reminder ×

Do you need to add this project to the album?

服务时间

周一至周五 9:00~18:00
  • 0755 - 2382 4495
  • 153 6159 2675

服务时间

周一至周五 9:00~18:00
  • 立创EDA微信号

    easyeda

  • QQ交流群

    664186054

  • 立创EDA公众号

    lceda-cn