Editor Version ×
Standard

1.Easy to use and quick to get started

2.The process supports design scales of 300 devices or 1000 pads

3.Supports simple circuit simulation

4.For students, teachers, creators

Profession

1.Brand new interactions and interfaces

2.Smooth support for design sizes of over 5,000 devices or 10,000 pads

3.More rigorous design constraints, more standardized processes

4.For enterprises, more professional users

Ongoing

STD Delay on timer 230V Redesigned and simulated by signality.co.uk

License: Public Domain

Mode: Editors' pick

Cloned from Delay on timer 230V

  • 488
  • 0
  • 0
Update time: 2020-06-30 16:00:10
Creation time: 2020-06-28 10:55:59
Description
Empty
Design Drawing
schematic diagram
1 /
PCB
1 /
The preview image was not generated, please save it again in the editor.
ID Name Designator Quantity
1 2.2uF C3 1
2 1N4007 D1 1
3 1000uF C4 1
4 DLEDG D5 1
5 GBJ1504 D3 1
6 Ammeter ILOAD 1
7 SW_S1 S1 1
8 555_BJT_EE U1 1
9 PULSE(0 1 50m 1m 1m 10m) V1 1
10 10k R9,R1,RLOAD1,R5 4
11 1H L1 1
12 {1H*(9/230)**2} L2 1
13 RELAY_SPDT_12V_EE RLY1 1
14 DLEDR D4 1
15 100K R3 1
16 SIN(0 {230*sqrt(2)} 50) V2 1
17 1m RDUMMY_RES_FOR_FUSE 1
18 10u C1 1

Unfold

Project Attachments
Empty
Project Members
Related Projects
Change a batch
Loading...
Add to album ×

Loading...

reminder ×

Do you need to add this project to the album?

服务时间

周一至周五 9:00~18:00
  • 0755 - 2382 4495
  • 153 6159 2675

服务时间

周一至周五 9:00~18:00
  • 立创EDA微信号

    easyeda

  • QQ交流群

    664186054

  • 立创EDA公众号

    lceda-cn