Editor Version ×
Standard

1.Easy to use and quick to get started

2.The process supports design scales of 300 devices or 1000 pads

3.Supports simple circuit simulation

4.For students, teachers, creators

Profession

1.Brand new interactions and interfaces

2.Smooth support for design sizes of over 5,000 devices or 10,000 pads

3.More rigorous design constraints, more standardized processes

4.For enterprises, more professional users

Ongoing

STD EIE-I/O Junior

License:

Mode: Editors' pick

  • 921
  • 0
  • 0
Update time: 2021-04-11 19:52:04
Creation time: 2017-06-16 19:07:05
Description
My first go around at designing the EIE-I/O GPIO expander. On that one, I used four of the Cypress chips whereas this one only has two. Should be identical otherwise.
Design Drawing
schematic diagram
1 /
PCB
1 /
The preview image was not generated, please save it again in the editor.
ID Name Designator Footprint Quantity
1 CY8C9560A-24AXI U1,U2 CYP-AX100 2
2 F185-1240A0BSYA1 J1,J5 H2X23-2.54 2
3 F185-1210A0BA1 J2,J6 H2X10-2.54 2
4 DIP Black Male Header VERT; J3,J7 H5-2.54 2
5 P125-1102A0BS116A1 J4 H2-2.54 1
6 ATMEGA32U4-AU U3 QFP-44_10X10X08P 1
7 USB-Micro-3 USB1 USB-MICRO-3 1
8 0.22Ω R1,R2 2512 2
9 1uF C1,C2 1812 2
10 16.384MHZ X1 OSC-49S-1 1
11 18pF C3,C4 1206 2
12 10KΩ R3 2512 1
13 SWITCH-6x6x5_SMD RESET SWITCH-6X6X5_SMD 1
14 Header-Female-2.54_1x6 P1 HDR-6X1/2.54 1
15 330Ω R4,R5 2512 2
16 19-217/T1D-CQ2R2TY/3T LED1,LED2 0603 2
17 Header-Female-2.54_1x15 P2 HDR-15X1/2.54 1

Unfold

Project Attachments
Empty
Project Members
Target complaint
Related Projects
Change a batch
Loading...
Add to album ×

Loading...

reminder ×

Do you need to add this project to the album?

服务时间

周一至周五 9:00~18:00
  • 0755 - 2382 4495
  • 153 6159 2675

服务时间

周一至周五 9:00~18:00
  • 立创EDA微信号

    easyeda

  • QQ交流群

    664186054

  • 立创EDA公众号

    lceda-cn