3 months ago 292
  • Description
  • Documents
  • BOM
  • Attachments
  • Members
  • Comments



V1.1 Board 284 Connections 33 VIAS

V1.1 Changes

- Combined 139 Config and 24 or 32 Bit Config into 1 set of jumpers
- Modified 138 Config to fix 20 Bit jumpers
- Reconfigured 139 to allow for 1M nvRAM (DS1265 / bq4016)

UPDATE: V1.0 boards have arrived

Tested with a z180 CPU card, using a AS6C4008 ram & 39SF040 ROM - Working after 20Bit Address Fix (74138 B&C to GND)
Was able to use just RAM, just ROM or both - Works GREAT

Tested with a z180 CPU card, using a bq4017 nvRAM with RomWBW loaded @ 00000h ,!MREQ Jumpered, A19 to A19, A20 to Low
Second Rom image was loaded @ 10000h and you can switch to it by changing A20 to High - Works GREAT
(74138 chip not needed for 20bit 1-2M single chip operation)
One CHIP replaces three chips on the SC126 (2 EEPROMs and 1 RAM) and you can use up to 1M Byte of nvRAM if you want to...
Next I need to test with z280 

The Dual nvRAM board is a 512k to 4M - 20 to 32 Bit Address Linear Memory Board

The card supports 1 or 2 memory chips, ether one can be (nv)RAM or EEPROM
- 1 or 2 - 512k x 8 RAM (nv)RAM like the AS6C4008 / DS1250 / bq4015
- 1 or 2 - 512k x 8 EEPROM like the 39SF040
- 1 or 2 - 1M x 8 nvRAM like the DS1265 / bq4016
- 1 or 2 - 2M x 8 nvRAM like the DS1270 / bq4017
- 1 512k x 8 (RAM or EEPROM) and 1 1-2M x 8 nvRAM

The card should work with z180 / z280 / 80188 etc

- The optional 74LS682 is only used for 32 bit address decoding
- The optional 74LS139 is only used for 24 bit address decoding with 512k or 1M chips (spare half on an optional header)
- The optional 74LS138 is not used for 20 bit with one 1-2MB chip
- Using a nvRAM (DS1250) as U1, is a fast way to test BIOS updates (programmed by TL866)
- Using a nvRAM (DS1270) as U1, is a fast way to test two different BIOS updates 
  (programmed by TL866 using my 2M-NVRAM to 512K Adapter)
- Multiple cards can be used with a z280 to create up to 16MB system (MMU not yet supported by RomWBW)
- Cards can be addressed at any 512k boundary in a 4GB system (CPU that has a 32 Bit Address bus)

!MREQ Jumper (!RAM1 or !RAM2)
- One 1M or One half of a 2M NVRAM can be used with a 20 bit CPU by selecting !MREQ jumper 
- only 1 memory chip can be used
- A20 Jumper controls high of low half of 2M (allows for quick BIOS Change)
- TL866 can program the 1M or 2M NVRAM using a 36pin adapter and selecting DS1250 (512k at a time)
- TL866II can program the 1M NVRAM by selecting DS1265
- TL866II can program the 2M NVRAM using an adapter (A20 to +5 or GND) and selecting DS1265 (1M at a time)





ID Name Designator Footprint Quantity
1 DS1270Y-70# U1,U2 MIL740EXT36 2
2 RAM/ROM1 RAM/ROM1 HDR-TH_10P-P2.54-V-R2-C5-S2.54_A2541WV-2X5P 1
3 RAM/ROM2 RAM/ROM2 HDR-TH_10P-P2.54-V-R2-C5-S2.54_A2541WV-2X5P 1
4 !U1 !U1 HDR-TH_10P-P2.54-V-R2-C5-S2.54_A2541WV-2X5P 1
5 !U2 !U2 HDR-TH_10P-P2.54-V-R2-C5-S2.54_A2541WV-2X5P 1
6 512K 74138C2 HDR-TH_10P-P2.54-V-R2-C5-S2.54_A2541WV-2X5P 1
7 SPARE SPARE HDR-9X1/2.54 1
8 32BIT-ADDRESS 32BIT-ADDRESS HDR-TH_16P-P2.54-V-R2-C8-S2.54_A2541WV-2X8P 1
9 A19_1 A19_1 HDR-TH_3P-P2.54-V_A2541HWV-3P 1
10 A20_1 A20_1 HDR-TH_3P-P2.54-V_A2541HWV-3P 1
11 A19_2 A19_2 HDR-TH_3P-P2.54-V_A2541HWV-3P 1
12 A20_2 A20_2 HDR-TH_3P-P2.54-V_A2541HWV-3P 1
13 2M 74138C1 HDR-TH_3P-P2.54-V_A2541HWV-3P 1
14 A191 A191 HDR-TH_1P-P2.54-V-M 1
15 A201 A201 HDR-TH_1P-P2.54-V-M 1
16 A202 A202 HDR-TH_1P-P2.54-V-M 1
17 A192 A192 HDR-TH_1P-P2.54-V-M 1
18 139 Config J1 HDR-TH_14P-P2.54-V-R2-C7-S2.54 1
19 0.1uF C1,C2,C3,C4 RAD-0.1 4
20 SN74HCT139N U5 DIP16 1
21 SN74HCT138N U3 DIP-16_L19.2-W6.6-P2.54-LS7.6-BL 1
22 SN74LS682N U4 DIP20 1
23 RC80BUS P1 RC80BUS 1


The owner does not allow comments in this project now

Comments (0)

你现在访问的是EasyEDA海外版,使用建立访问速度更快的国内版 https://lceda.cn(需要重新注册)
如果需要转移工程请在个人中心 - 工程 - 工程高级设置 - 下载工程,下载后在https://lceda.cn/editor 打开保存即可。
有问题联系QQ 3001956291 不再提醒
svg-battery svg-battery-wifi svg-books svg-more svg-paste svg-pencil svg-plant svg-ruler svg-share svg-user svg-logo-cn svg-double-arrow
We use cookies to offer you a better experience. Detailed information on the use of cookies on this website is provided in our Privacy Policy. By using this site, you consent to the use of our cookies.