© 2024 EasyEDA Some rights reserved ISO/IEC
Editor Version
×
Standard
1.Easy to use and quick to get started
2.The process supports design scales of 300 devices or 1000 pads
3.Supports simple circuit simulation
4.For students, teachers, creators
Profession
1.Brand new interactions and interfaces
2.Smooth support for design sizes of over 5,000 devices or 10,000 pads
3.More rigorous design constraints, more standardized processes
4.For enterprises, more professional users
Ongoing
STD Test-001
Mode: Editors' pick
- 0
Update time：
2018-03-16 05:38:12
Creation time：
2017-12-30 17:30:43
Description
Empty
Design Drawing
schematic diagram
（
1
/
）
PCB
（
1
/
）
The preview image was not generated, please save it again in the
editor.
| ID | Name | Designator | Footprint | Quantity |
|---|---|---|---|---|
| 1 | TL081EE | U1,U2,U3,U4,U5,U6 | DIP08 | 6 |
| 2 | 10k | R2,R5,R6,R8,R9,R10,R11,R12,R13,R14,R15,R16 | R3 | 12 |
| 3 | 10p | C2 | 1206 | 1 |
| 4 | 1Meg | RCLIP | TRIM_POT_PTH | 1 |
| 5 | 100k | R3,R1 | R3 | 2 |
| 6 | 90k | R7 | R3 | 1 |
| 7 | 1N4148 | D2,D1,D3,D4,D5,D6 | DO35-7 | 6 |
| 8 | 9 | V1 | 2P-5.0 | 1 |
| 9 | 20k | R4 | R3 | 1 |
| 10 | 1u | C4,C5,C1 | CP_8X13MM | 3 |
| 11 | SIN(0.0 0.8 100) | VLFO | 2P-5.0 | 1 |
| 12 | 5k_LOG | RV1 | POT_BITech-TTE_P160KN | 1 |
| 13 | 1k | R17 | R3 | 1 |
| 14 | 100k_LIN | RV2 | POT_BITech-TTE_P160KN | 1 |
| 15 | 51k | R18,R19 | R3 | 2 |
| 16 | SIN(0.0 1.5 1k) | V3 | 2P-5.0 | 1 |
| 17 | 1Meg | R20,R21 | R3 | 2 |
Unfold
Project Members
0
0
Collect to album
Target complaint
Related Projects
Change a batch
Loading...
Add to album
×
Loading...
reminder
×
Do you need to add this project to the album?