Editor Version ×
Standard

1.Easy to use and quick to get started

2.The process supports design scales of 300 devices or 1000 pads

3.Supports simple circuit simulation

4.For students, teachers, creators

Profession

1.Brand new interactions and interfaces

2.Smooth support for design sizes of over 5,000 devices or 10,000 pads

3.More rigorous design constraints, more standardized processes

4.For enterprises, more professional users

Ongoing

STD BattlePlan Sequencer

License: CC-BY-SA 3.0

Mode: Editors' pick

  • 906
  • 0
  • 1
Update time: 2021-06-13 08:04:41
Creation time: 2017-08-26 10:07:29
Description
Sequencer with Gate control and CV control
Design Drawing
schematic diagram
1 /
PCB
1 /
The preview image was not generated, please save it again in the editor.
ID Name Designator Footprint Quantity
1 NE555P U1 DIP8-2.54-10.9X6.6MM 1
2 10n C1,C2 RAD-0.1 2
3 200 R1,R13 AXIAL-0.3 2
4 250k R2 AXIAL-0.3 1
5 1M R3 RV09-ACF-SERJ 1
6 1u C3 CAP-D3.0XF1.5 1
7 CD4040BCN U2 DIP16 1
8 CD4051BCN U3,U4,U13 DIP16 3
9 10k R4,R5,R6,R7,R8,R9,R10,R11 RV09-ACF-SERJ 8
10 6a125vac U5,U6,U7,U8,U9,U10,U11,U12,U14 6A125VAC 9
11 2N3904 Q1,Q2 TO-92(TO-92-3) 2
12 4.7k R12 AXIAL-0.3 1
13 GATE OUT J2 WQP-PJ301M-12_JACK 1
14 CLK J3 WQP-PJ301M-12_JACK 1
15 DC012A P1 DC012A 1
16 204-10UYC/S530-A3 LED1,LED2,LED3,LED4,LED5,LED6,LED7,LED8,LED9,LED10,LED11,LED12,LED13,LED14,LED15,LED16 LED-3MM/2.54 16
17 CV OUT J1 WQP-PJ301M-12_JACK 1
18 OP U15 DIP-8 1

Unfold

Project Attachments
Empty
Project Members
Related Projects
Change a batch
Loading...
Add to album ×

Loading...

reminder ×

Do you need to add this project to the album?

服务时间

周一至周五 9:00~18:00
  • 0755 - 2382 4495
  • 153 6159 2675

服务时间

周一至周五 9:00~18:00
  • 立创EDA微信号

    easyeda

  • QQ交流群

    664186054

  • 立创EDA公众号

    lceda-cn