License

Recommend Projects

Easy logic device simulation in V2.3.x onwards

5 years ago 3444
  • Description
  • Documents
  • BOM
  • Attachments
  • Members
  • Comments

Description

Some simple test jigs to demonstrate the EasyEDA logic family spice models.

Documents

DFFEE D type flip flop demo

EasyEDA logic family demo

74HC4060EE symbol with model external clocked test jig

HALF74HC74EE schematic test jig

74HC74EE symbol with model test jig

74HC93EE symbol with model test jig

74HC4060EE symbol with model RC clocked test jig

74HC4060EE symbol with model crystal clocked test jig

74HC73EE symbol with model test jig

74HC112EE symbol with model test jig

74HC390EE symbol with model test jig

74HC4040EE symbol with model test jig

74HC4020EE symbol with model test jig

CD4049 hex inverter test jig with symbol using INVEE subckts

INVEE test jig with symbol

NAND2EE test jig with symbol

AND2EE test jig with symbol

OR2EE test jig with symbol

NOR2EE test jig with symbol

NAND3EE test jig with symbol

AND3EE test jig with symbol

OR3EE test jig with symbol

NOR3EE test jig with symbol

XOR2EE test jig with symbol

SCHMITTINVEE test jig with symbol

SCHMITTNAND2EE gated oscillator test jig with symbol

SCHMITTEE test jig with symbol

BUFFEE test jig with symbol

XNOR2EE test jig with symbol

CD4001 quad nor test jig with symbol.

74HC04 hex inverter test jig

74HC05 open drain output hex inverter test jig

BUFFTSEE symbol test jig: with hidden supply pins.

BUFFTSEE symbol test jig: with visible supply pins

INVEE test jig2 with symbol pins hidden.

INVEE test jig2 with symbol pins visible.

About the EasyEDA logic devices

74HC123EE symbol with model test jig

BOM

ID Designator Quantity
1 V1 1
2 VCLK1 1
3 VSET1 1
4 VRESET1 1
5 R1,R2,R4,R3,R5,R6 6
6 U1,U8 2
7 V1 1
8 U6 1
9 M4 1
10 R3 1
11 C1 1
12 U4,U1 2
13 V1 1
14 VCLK 1
15 VMR 1
16 R1,R2,RT1,RSER 4
17 C1,C2 2
18 U1,U3 2
19 V1 1
20 V2 1
21 C3,C1,C2 3
22 U2 1
23 V1 1
24 V2 1
25 U2 1
26 U3 1
27 V1 1
28 RSER 1
29 CT1,CT2,C1 3
30 RT1 1
31 CT1 1
32 Q1 1
33 U3 1
34 U2 1
35 C1 1
36 U2 1
37 U2 1
38 VMR 1
39 U1 1
40 V1 1
41 V2 1
42 C1 1
43 U4 1
44 V1 1
45 VDD 1
46 RSOURCE,RLOAD,RSOURCE2,RSOURCE1,RSOURCE3 5
47 U1,U3 2
48 V2 1
49 V1 1
50 U1 1
51 U1 1
52 U1 1
53 VNETLINK 1
54 U4 1
55 V3 1
56 U1 1
57 U1 1
58 U1 1
59 U1 1
60 U4 1
61 V1 1
62 U2 1
63 VDD 1
64 COSC 1
65 ROSC 1
66 V1 1
67 U2 1
68 U2 1
69 U2 1
70 V1 1
71 V3 1
72 U10 1
73 U2 1
74 U1 1
75 V1 1
76 V2 1
77 V3 1
78 U1 1
79 V1 1
80 VDD 1
81 VDD 1
82 R2 1
83 C1 1
84 C2 1
85 VRESET 1
86 VTRIG 1
87 U2 1

Attachments

None

Members

Success
The owner does not allow comments in this project now

Comments (0)

goToTop
你现在访问的是EasyEDA海外版,使用建立访问速度更快的国内版 https://lceda.cn(需要重新注册)
如果需要转移工程请在个人中心 - 工程 - 工程高级设置 - 下载工程,下载后在https://lceda.cn/editor 打开保存即可。
有问题联系QQ 3001956291 不再提醒
svg-battery svg-battery-wifi svg-books svg-more svg-paste svg-pencil svg-plant svg-ruler svg-share svg-user svg-logo-cn svg-double-arrow
We use cookies to offer you a better experience. Detailed information on the use of cookies on this website is provided in our Privacy Policy. By using this site, you consent to the use of our cookies.