© 2024 EasyEDA Some rights reserved ISO/IEC
1.Easy to use and quick to get started
2.The process supports design scales of 300 devices or 1000 pads
3.Supports simple circuit simulation
4.For students, teachers, creators
1.Brand new interactions and interfaces
2.Smooth support for design sizes of over 5,000 devices or 10,000 pads
3.More rigorous design constraints, more standardized processes
4.For enterprises, more professional users
STD Spice Examples
Mode: Editors' pick
All simulation schematics MUST have a ground 01
Open in EditorAll simulation schematics MUST have a ground 02
Open in EditorAll simulation schematics MUST have a power supply too!
Open in EditorCapacitors in series 01
Open in EditorHow to build a spice model for a dual opamp
Open in EditorProbing voltages 01
Open in EditorAC: Small-Signal AC Analysis
Open in EditorLM3046EE test jig
Open in EditorLM56EE demo jig
Open in EditorSchematic
Open in EditorWallman amplifier circuit
Open in EditorID | Designator | Quantity |
---|---|---|
1 | V1 | 1 |
2 | R1,R4,R7,R10,R5 | 5 |
3 | R3,R2,R5,R6,R8,R9,R11,R12 | 8 |
4 | A1,A2,A3,A4 | 4 |
5 | VM1,VM2,VM3,VM4 | 4 |
6 | V1,V2 | 2 |
7 | V2,I1,VCC | 3 |
8 | RS | 1 |
9 | C1 | 1 |
10 | C2 | 1 |
11 | VIMON | 1 |
12 | V1 | 1 |
13 | U1 | 1 |
14 | R1,R2,R4 | 3 |
15 | R3 | 1 |
16 | C1 | 1 |
17 | V3 | 1 |
18 | V1 | 1 |
19 | VIN | 1 |
20 | R1 | 1 |
21 | R2 | 1 |
22 | R3,R4 | 2 |
23 | VREF | 1 |
24 | U1 | 1 |
25 | VTEMPERATURE_INPUT | 1 |
26 | R3 | 1 |
27 | R2 | 1 |
28 | R1 | 1 |
29 | VCC | 1 |
30 | R4,R5 | 2 |
31 | U1 | 1 |
32 | D1 | 1 |
33 | C1,C2,C3 | 3 |
34 | R2,R3 | 2 |
35 | L1 | 1 |
36 | U1 | 1 |
37 | V1 | 1 |
38 | Q1,Q2 | 2 |
39 | R1,R4 | 2 |
40 | R2 | 1 |
41 | R3 | 1 |
42 | RC | 1 |
43 | RE | 1 |
44 | R5,RLOAD | 2 |
45 | C1,C4,C2 | 3 |
46 | C8,C6 | 2 |
47 | C3,C7,C5 | 3 |
48 | V1 | 1 |
49 | V2 | 1 |
Unfold
Loading...
Do you need to add this project to the album?