You need to Create a Project and stay online at least 60min in Editor for posting a Topic.
Lorenzo Micheletti
Connecting nets through via without merging
posted by Lorenzo Micheletti , 2 days ago. replied by Lorenzo Micheletti , 7 hours ago.
62 6
deatzis
Raspberrry Pico Pins
posted by deatzis , 3 days ago. replied by andyfierman , 3 days ago.
76 4
angelotronics
export EAGLE
posted by angelotronics , 2 years ago. replied by andyfierman , 5 days ago.
4557 9
malpaso
Help PCB
posted by malpaso , 6 days ago. replied by malpaso , 5 days ago.
116 7
steadystate
Pads are being recognized as Vias in PCB Layout
posted by steadystate , 6 days ago. replied by andyfierman , 6 days ago.
96 1
andyfierman
Component autoplacement into PCB!
posted by andyfierman , 1 year ago. replied by andyfierman , 1 week ago.
1888 9
Kotturi ganesh
warning : import PCB document
posted by Kotturi ganesh , 1 week ago. replied by andyfierman , 1 week ago.
118 1
Lupin
Incomplete connection - why?
posted by Lupin , 1 week ago. replied by Lupin , 1 week ago.
141 2
CDexter
Update PCD needs to redesign complete board
posted by CDexter , 1 week ago. replied by CDexter , 1 week ago.
130 2
Biophob
Problem with diode orientation?
posted by Biophob , 10 months ago. replied by andyfierman , 1 week ago.
436 21
scalesr1
Imported board outline from DXF - absolute positioning
posted by scalesr1 , 1 week ago. replied by andyfierman , 1 week ago.
146 8
barkster
Autoroute and Net Flags
posted by barkster , 1 week ago. replied by andyfierman , 1 week ago.
120 2
bryan costanich
"No Solid" keep-out on ALL layers?
posted by bryan costanich , 1 month ago. replied by andyfierman , 1 week ago.
302 15
Marlon Vinicius
I'm not able to build copper areas
posted by Marlon Vinicius , 1 week ago. replied by andyfierman , 1 week ago.
119 1
mightycoco
expose coper of text object
posted by mightycoco , 2 years ago. replied by andyfierman , 1 week ago.
1070 2
Francisco Gutierrez
RATLINES
posted by Francisco Gutierrez , 2 weeks ago. replied by andyfierman , 2 weeks ago.
99 2
pietjepuk
O how i hate the new way i have to fiddle with track width :(
posted by pietjepuk , 2 weeks ago. replied by pietjepuk , 2 weeks ago.
273 4
Diz
Is there a way to group objects on pcb
posted by Diz , 2 weeks ago. replied by andyfierman , 2 weeks ago.
154 5
Kenny Martinez
Inch Unit
posted by Kenny Martinez , 3 weeks ago. replied by andyfierman , 2 weeks ago.
195 3
blacknell
DRC errors for vias
posted by blacknell , 2 weeks ago. replied by UserSupport , 2 weeks ago.
126 2
oeneo
Type of Vias
posted by oeneo , 1 year ago. replied by UserSupport , 2 weeks ago.
923 6
gbearp
change layer through API
posted by gbearp , 2 weeks ago.
134 0
Ksi50serg
138 2
Conor McQuaid
Stumped by vias
posted by Conor McQuaid , 2 weeks ago. replied by andyfierman , 2 weeks ago.
147 1
lynxlabeling
Joining two nets in PCB
posted by lynxlabeling , 2 years ago. replied by THX1138 , 3 weeks ago.
2441 18
Daniel Hansen
156 3
THX1138
"Thermal pads" in footprint identified as vias in DRC
posted by THX1138 , 3 weeks ago. replied by THX1138 , 3 weeks ago.
187 3
goToTop
你现在访问的是EasyEDA海外版,使用建立访问速度更快的国内版 https://lceda.cn(需要重新注册)
如果需要转移工程请在个人中心 - 工程 - 工程高级设置 - 下载工程,下载后在https://lceda.cn/editor 打开保存即可。
有问题联系QQ 3001956291 不再提醒
svg-battery svg-battery-wifi svg-books svg-more svg-paste svg-pencil svg-plant svg-ruler svg-share svg-user svg-logo-cn svg-double-arrow
We use cookies to offer you a better experience. Detailed information on the use of cookies on this website is provided in our Privacy Policy. By using this site, you consent to the use of our cookies.