MuonPi Analog Pulse Processor Plug-On Board V2

2 months ago 54
  • Description
  • Documents
  • BOM
  • Attachments
  • Members
  • Comments

Description

A peak detector (PD) for measuring the amplitude of ultra-fast (few ns) pulses originating e.g. from SiPM or PMT photo detectors used in nuclear and particle physics. The PCB is designed as plug-on board for the MuonPi base PCB (version 3.0 or higher). The PCB is laid out as 2-layer board for rapid prototyping. The amplification has two different gains (low/high gain selection from base PCB).

The input to the first sample-hold (SH) stage is decoupled and dumped through a forward-biased Schottky barrier diode (MMBD770 or similar; the important parameter here is a very low minority-carrier lifetime yielding ultra-fast switch on/off times) onto an integration capacitor. The capacitor's voltage is buffered by an opamp with low input bias current, amplified and low-pass filtered. The selected opamp is an inexpensive GBP=100 MHz quad opamp TLV3544 (TI). This stage translates the short ns pulse into pulses with decay time in the us range without decreasing the amplitude by the same amount, as would be the case for a simple low-pass filter.

The second part, which is the actual peak detector (PD) utilizes the remaining three opamps to drive the storage capacitor through a network of fast Schottky diodes and to isolate this capacitor with its ultra-high input impedance to avoid droop (drain of the capacitor charge due to leakage). Furthermore, two n-MOSFETs offer a fast reset of the storage cap (t_r>=100ns). Droop is further reduced by bootstrapping the potentials at the pins of the second series diode and drain and source potential of the high-side MOSFET of the reset switch circuitry and thus nulling leakage through these components. With this last stage the pulse amplitude is clamped and held indefinetely to provide a sampling/digitization at low rates and speed until a reset pulse is applied.

Documents

analog pulse integrator

muonpi-pd-plug-on-v2

BOM

ID Name Designator Footprint Quantity
1 10n C1 0805 1
2 22p C26 0805 1
3 BSS123 Q3,Q2 SOT-23(SOT-23-3) 2
4 BAT54 KL1 D2 SOT-23(SOT-23-3) 1
5 BAT54SLT1 D3 SOT23-3 1
6 120 R28 0805 1
7 10k R27,R26,R25,R31 0805 4
8 1n/NP0 C27A 0805 1
9 22 R30 0805 1
10 2N7002 Q1 SOT-23(SOT-23-3) 1
11 10 R32,R33 0805 2
12 220p C3 0805 1
13 100p C2A 0805 1
14 100n C13 0805 1
15 100n C0 0805 1
16 1u C2 0805 1
17 Energy-Processor JP1B HDR-F-2.54_1X5 1
18 10k R10,R3,R12 0805 3
19 47k R9 0805 1
20 220 R4 0805 1
21 470k R2 0805 1
22 10M R1 0805 1
23 100k R13 0805 1
24 MMBD770T1G D1 SOT-323-3_L2.0-W1.3-P1.30-LS2.1-BR 1
25 1n C27B WIMA 5MM 3.5X7.2 1
26 Energy-Processor JP1A HDR-F-2.54_1X3 1
27 100p WIMA C2B WIMA MKS2 5MM 1
28 TLV3544IDR U1 SOIC14 1

Attachments

None
Success
The owner does not allow comments in this project now

Comments (0)

goToTop
你现在访问的是EasyEDA海外版,使用建立访问速度更快的国内版 https://lceda.cn(需要重新注册)
如果需要转移工程请在个人中心 - 工程 - 工程高级设置 - 下载工程,下载后在https://lceda.cn/editor 打开保存即可。
有问题联系QQ 3001956291 不再提醒
svg-battery svg-battery-wifi svg-books svg-more svg-paste svg-pencil svg-plant svg-ruler svg-share svg-user svg-logo-cn svg-double-arrow
We use cookies to offer you a better experience. Detailed information on the use of cookies on this website is provided in our Privacy Policy. By using this site, you consent to the use of our cookies.