Editor Version ×
Standard

1.Easy to use and quick to get started

2.The process supports design scales of 300 devices or 1000 pads

3.Supports simple circuit simulation

4.For students, teachers, creators

Profession

1.Brand new interactions and interfaces

2.Smooth support for design sizes of over 5,000 devices or 10,000 pads

3.More rigorous design constraints, more standardized processes

4.For enterprises, more professional users

Ongoing

STD Balanced to Unbalanced Converter

License:

Mode: Editors' pick

  • 786
  • 0
  • 0
Update time: 2020-09-10 18:53:50
Creation time: 2020-09-09 13:34:57
Description
Empty
Design Drawing
schematic diagram
1 /
PCB
1 /
The preview image was not generated, please save it again in the editor.
ID Name Designator Footprint Quantity
1 PJ-307G5 CN1 AUDIO-TH_PJ-307G5 1
2 220p C1,C10 RAD-0.2 2
3 100p C2,C3,C4,C5,C6,C11,C12,C13,C14,C15 RAD-0.2 10
4 22u C7,C16 RAD-0.2 2
5 .1u C8,C9,C17,C18 RAD-0.2 4
6 4 PIN TERMINAL BLOCK 5.08 MM P1,P2 4 PIN TERMINAL BLOCK 5.08 MM 2
7 HDR-M-2.54_1x2 J2,J1 HDR-M-2.54_1X2 2
8 BUF634_TO220 U3 BUF634_220 1
9 R_3296W_US RP10,RP9 RES-ADJ-TH_3296W 2
10 100k R1,R2,R12,R13,R23,R24 R_AXIAL-0.4 6
11 20k R3,R14 R_AXIAL-0.4 2
12 10k R4,R5,R6,R7,R8,R9,R10,R15,R16,R17,R18,R19,R20,R21,R27,R28 R_AXIAL-0.4 16
13 1k R11,R22,R25,R26 R_AXIAL-0.4 4
14 DC005-2.0MM DC1 DC-IN-TH_DC005 1
15 POT_PTD902 VR1 POT-PTD902 1
16 TL074N U1,U2 DIL14 2

Unfold

Project Attachments
Empty
Project Members
Related Projects
Change a batch
Loading...
Add to album ×

Loading...

reminder ×

Do you need to add this project to the album?

服务时间

周一至周五 9:00~18:00
  • 0755 - 2382 4495
  • 153 6159 2675

服务时间

周一至周五 9:00~18:00
  • 立创EDA微信号

    easyeda

  • QQ交流群

    664186054

  • 立创EDA公众号

    lceda-cn