Editor Version ×
Standard

1.Easy to use and quick to get started

2.The process supports design scales of 300 devices or 1000 pads

3.Supports simple circuit simulation

4.For students, teachers, creators

Profession

1.Brand new interactions and interfaces

2.Smooth support for design sizes of over 5,000 devices or 10,000 pads

3.More rigorous design constraints, more standardized processes

4.For enterprises, more professional users

Ongoing

STD GPS_Clock

License:

Mode: Editors' pick

  • 113
  • 0
  • 0
Update time: 2022-08-10 07:16:38
Creation time: 2019-09-12 08:26:35
Description
Empty
Design Drawing
schematic diagram
1 /
PCB
1 /
The preview image was not generated, please save it again in the editor.
ID Name Designator Footprint Quantity
1 WEMOS U4 WEMOS MINI D1 1MM HOLES 1
2 From RTC U1 8DIP 1
3 CD4066BM U3 SOIC-14_150MIL 1
4 CN_GPS P2 CONNECTOR_6PIN_2.54 1
5 DS1307 U2 DS1307 SOIC-8 1

Unfold

Project Attachments
Empty
Project Members
Related Projects
Change a batch
Loading...
Add to album ×

Loading...

reminder ×

Do you need to add this project to the album?

服务时间

周一至周五 9:00~18:00
  • 0755 - 2382 4495
  • 153 6159 2675

服务时间

周一至周五 9:00~18:00
  • 立创EDA微信号

    easyeda

  • QQ交流群

    664186054

  • 立创EDA公众号

    lceda-cn