© 2024 EasyEDA Some rights reserved ISO/IEC
Editor Version
×
Standard
1.Easy to use and quick to get started
2.The process supports design scales of 300 devices or 1000 pads
3.Supports simple circuit simulation
4.For students, teachers, creators
Profession
1.Brand new interactions and interfaces
2.Smooth support for design sizes of over 5,000 devices or 10,000 pads
3.More rigorous design constraints, more standardized processes
4.For enterprises, more professional users
Ongoing
STD 22_CPU_and_CLK copy
Mode: Editors' pick
Cloned from 22_CPU_and_CLK
- 0
Update time：
2021-04-13 01:56:58
Creation time：
2019-08-22 22:49:57
Description
CPU and Clock with Extended Bus
Design Drawing
schematic diagram
（
1
/
）
PCB
（
1
/
）
-
22_CPU_and_CLK copy
Open in Editor -
cpu
Open in Editor -
cpu&mem
Open in Editor -
keyboard test
Open in Editor
The preview image was not generated, please save it again in the
editor.
| ID | Name | Designator | Footprint | Quantity |
|---|---|---|---|---|
| 1 | 74HCT04 | U1 | DIP14 | 1 |
| 2 | 62256P | RAM1 | DIP28-600 | 1 |
| 3 | 27C512 | ROM1 | DIP28-600 | 1 |
| 4 | 100nF | C3,C4,C5,C6,C1,C2 | RAD-0.1 | 6 |
| 5 | JUMPER3 | A1 | JUMPER3 | 1 |
| 6 | SN74HCT32N | U2 | DIP14-2.54-17.24X6.35MM | 1 |
| 7 | 10K | R3,R2,R4,R1,R5 | AXIAL-0.3 | 5 |
| 8 | Z80CPU | IC1 | DIP40 | 1 |
| 9 | EDGE CONNECTOR | P1 | HDR-20X1/2.54 | 1 |
| 10 | JUMPER_2p | JP1,JP2,JP3,JP4,JP5,JP6 | 1X02 | 6 |
| 11 | CXO_DIP8 | X1 | OSCILLATOR_DIP-8 | 1 |
Unfold
Project Members
0
0
Collect to album
Related Projects
Change a batch
Loading...
Add to album
×
Loading...
reminder
×
Do you need to add this project to the album?