Editor Version ×
Standard

1.Easy to use and quick to get started

2.The process supports design scales of 300 devices or 1000 pads

3.Supports simple circuit simulation

4.For students, teachers, creators

Profession

1.Brand new interactions and interfaces

2.Smooth support for design sizes of over 5,000 devices or 10,000 pads

3.More rigorous design constraints, more standardized processes

4.For enterprises, more professional users

Ongoing

STD 61E THE MISSING MODULE

License: CC-BY 3.0

Mode: Editors' pick

  • 870
  • 0
  • 2
Update time: 2021-06-03 21:05:49
Creation time: 2019-05-09 18:56:11
Description
Serial I/0 Clock CF Storage
Design Drawing
schematic diagram
1 /
PCB
1 /
The preview image was not generated, please save it again in the editor.
ID Name Designator Footprint Quantity
1 100nF C1,C2,C3,C4,C5 RAD-0.1 5
2 CXO_DIP8 X1 OSCILLATOR_DIP-8 1
3 2k2 R5,R6,R7 AXIAL-0.3 3
4 JUMPER_2p JP4,JP2,JP3,JP5 1X02 4
5 74HCT138N U2 NDIP-16 1
6 LED-3MM BUSY,TX,RX LED-3MM/2.54 3
7 1K R1,R8,R9 AXIAL-0.3 3
8 2.54mm 1x40P RC40_BUS HDR-2.54-Z-1X40P 1
9 MC68B50P IC1 XDIP-24W 1
10 2x4pin P1,P2 2X4PIN 2
11 FTDI-6pin FTDI1 FTDI-1X6PIN 1
12 n2x22pin IDE header P3 PAD2X22 1
13 4K7 R3,R2,R4 AXIAL-0.3 3
14 74HCT02N U1 DIP-14 1

Unfold

Project Attachments
Empty
Project Members
Related Projects
Change a batch
Loading...
Add to album ×

Loading...

reminder ×

Do you need to add this project to the album?

服务时间

周一至周五 9:00~18:00
  • 0755 - 2382 4495
  • 153 6159 2675

服务时间

周一至周五 9:00~18:00
  • 立创EDA微信号

    easyeda

  • QQ交流群

    664186054

  • 立创EDA公众号

    lceda-cn