© 2024 EasyEDA Some rights reserved ISO/IEC
1.Easy to use and quick to get started
2.The process supports design scales of 300 devices or 1000 pads
3.Supports simple circuit simulation
4.For students, teachers, creators
1.Brand new interactions and interfaces
2.Smooth support for design sizes of over 5,000 devices or 10,000 pads
3.More rigorous design constraints, more standardized processes
4.For enterprises, more professional users
STD power ampl
Mode: Editors' pick
New Schematic
Open in EditorDFFEE D type flip flop demo
Open in Editor74HC4060EE symbol with model RC clocked test jig
Open in Editorkvadratura dekóder
Open in EditorID | Name | Designator | Footprint | Quantity |
---|---|---|---|---|
1 | 2DC2412R | Q1,Q2 | SOT23 | 2 |
2 | 220 | R1 | R3 | 1 |
3 | 470 | R2 | R3 | 1 |
4 | 22k | R3 | R3 | 1 |
5 | 10k | R4 | R3 | 1 |
6 | 220k | R5 | R3 | 1 |
7 | -9 | V1 | BATTERY | 1 |
8 | 1K | V2 | 2P-5.0 | 1 |
9 | 1u | C1 | 1206 | 1 |
10 | {vcc} | V1 | 2P-5.0 | 1 |
11 | PULSE(0 {vcc} 1.5u {tedge} {tedge} 0.1u 1u) | VCLK1 | 2P-5.0 | 1 |
12 | PULSE(0 {vcc} 100n {tedge} {tedge} 0.1u ) | VSET1 | 2P-5.0 | 1 |
13 | PULSE(0 {vcc} 500n {tedge} {tedge} 0.1u ) | VRESET1 | 2P-5.0 | 1 |
14 | 1k | R1,R2 | R3 | 2 |
15 | DFFEE | U1 | DIP | 1 |
16 | PULSE(0 {vcc} 0 1u) | V1 | 2P-5.0 | 1 |
17 | PULSE(0 {vcc} 10u {tedge} {tedge} 0.1u) | VMR | 2P-5.0 | 1 |
18 | 100k | R1,R2,RT1 | R3 | 3 |
19 | 5p | C1,C2 | 1206 | 2 |
20 | 470k | RSER | R3 | 1 |
21 | 100p | CT1 | 1206 | 1 |
22 | 74HC4060EE | U3 | DIP | 1 |
23 | 7474 | U1,U2 | DIP14 | 2 |
24 | SPST_ON | S1,S2 | TACTILE-PTH | 2 |
25 | INVEE | U3,U4 | DIP | 2 |
26 | 7411 | U5,U6 | DIP14 | 2 |
27 | 7432 | U7 | DIP14 | 1 |
Unfold
Loading...
Do you need to add this project to the album?