sls-gate1 - EasyEDA open source hardware lab

Ongoing

STD sls-gate1

Mode: Editors' pick

Update time： 2022-01-07 19:56:05

Creation time： 2020-02-04 14:38:26

Description

Empty

Design Drawing

schematic diagram

（ 1 / ）

PCB

（ 1 / ）

The preview image was not generated, please save it again in the editor.

BOM

ID	Name	Designator	Footprint	Quantity
1	4.7K	R10	R1206	1
2	2.54-1*6PHeader-RA	J1	HDR-TH_6P-P2.54-H-W10.0	1
3	UART	H3	DIP-1X4P-2.54MM-M	1
4	ESP32-WROVER-I	U2	ESP32-WROVER-I	1
5	10uF	C1,C2,C7	CAP-SMD_L3.2-W1.6-R-RD	3
6	JTAG	H1	HDR-TH_6P-P2.54-V	1
7	Micro USB-B	USB1	MICRO-USB-SMD_5P-P0.65-H-M_MICRO-USB-5P	1
8	10K	R2,R3,R1,R4,R7,R6	R1206	6
9	10uF	C18	C0402	1
10	BC817	Q1,Q2,Q3	SOT-23(SOT-23-3)	3
11	100	R11,R5,R8	R1206	3
12	100nF	C19,C3,C4,C5,C8	C0402	5
13	cc2538+cc2592	U1	CC2538+CC2592	1
14	AMS1117-3.3	U7	SOT-89_L4.5-W2.5-P1.50-LS4.2-BR	1
15	22uF	C6	CAP-SMD_L3.2-W1.6	1
16	Switch1	H4	HDR-2X1/2.54	1
17	LED1	H5	HDR-2X1/2.54	1
18	LED2	H6	HDR-2X1/2.54	1
19	LED3	H7	HDR-2X1/2.54	1
20	Power LED	H8	HDR-2X1/2.54	1
21	300	R12	R1206	1
22	CH340E	U6	MSOP-10_L3.0-W3.0-P0.50-LS5.0-BL	1
23	BOOT	SW1	KEY-SMD_2P-L6.0-W6.0-P6.50	1
24	RESET	SW2	KEY-SMD_2P-L6.0-W6.0-P6.50	1
25	HC-49US 12.000MHz	Y1	HC49US	1
26	Mini-USB B	CN1	MINI USB 5 PINS	1
27	10u	C2,C3,C9,C10,C13	CASE A 3216	5
28	CH340G	U5	SOIC-16_150MIL	1
29	button668	KEY2,KEY1	KEY-6.0*6.0-2	2
30	DEBUG	H2	DIP-1X5P-2.54MM-M	1
31	AMS1117	U4	SOT-223	1
32	4.7k	R1	1206	1
33	10k	R2,R3,R4,R6,R7,R10	1206	6
34	300*	R5,R8,R9	1206	3
35	300	R11	1206	1
36	0.1u	C1,C7,C8,C11,C12	1206	5
37	0,1u	C4	1206	1
38	22	C5,C6	1206	2
39	1u	C14	1206	1
40	E18-MS1-PCB	U3	E18-MS1-PCB	1

Unfold

Project Attachments

Empty

Project Members

kondrusevich