Editor Version ×
Standard

1.Easy to use and quick to get started

2.The process supports design scales of 300 devices or 1000 pads

3.Supports simple circuit simulation

4.For students, teachers, creators

Profession

1.Brand new interactions and interfaces

2.Smooth support for design sizes of over 5,000 devices or 10,000 pads

3.More rigorous design constraints, more standardized processes

4.For enterprises, more professional users

Ongoing

STD RC2014 DS1302 RTC Shrink 8 Bit

License:

Mode: Editors' pick

  • 368
  • 0
  • 0
Update time: 2020-09-19 19:42:01
Creation time: 2020-05-14 06:25:17
Description
A shrunk down variant of Ed Brindley's RC2014 DS1302 board. This is an experimental respin of the shrunk RTC design, with an adjustment to use only one memory address. Attributions: Ed Brindley: https://github.com/electrified/rc2014-ds1302-rtc Sergey: http://www.malinov.com/Home/sergeys-projects/zeta-sbc-v2
Design Drawing
schematic diagram
1 /
PCB
1 /
The preview image was not generated, please save it again in the editor.
ID Name Designator Footprint Quantity
1 74HCT174 U3 DIP-16 1
2 RC2014 BUS P1 RC2014BUS-1X39-AMR 1
3 0.1uF C1,C2,C3,C4,C5 C_DISC_D3.0MM_W2.0MM_P2.50MM 5
4 Crystal Y1 CRYSTAL_ROUND_D2.0MM_VERTICAL 1
5 Battery_Cell BT1 BATTERY HOLDER BS-1225-PC 1
6 74HCT688 U1 DIP-20 1
7 DS1302 U4 DIP-8 1
8 74HCT138 U5 DIP-16 1
9 10K RN1 R_ARRAY_SIP9 1
10 SW_DIP_x08 SW1 DIP_8-300 1
11 74HCT125 U2 DIP-14 1

Unfold

Project Attachments
Empty
Project Members
Related Projects
Change a batch
Loading...
Add to album ×

Loading...

reminder ×

Do you need to add this project to the album?

服务时间

周一至周五 9:00~18:00
  • 0755 - 2382 4495
  • 153 6159 2675

服务时间

周一至周五 9:00~18:00
  • 立创EDA微信号

    easyeda

  • QQ交流群

    664186054

  • 立创EDA公众号

    lceda-cn