Editor Version ×
Standard

1.Easy to use and quick to get started

2.The process supports design scales of 300 devices or 1000 pads

3.Supports simple circuit simulation

4.For students, teachers, creators

Profession

1.Brand new interactions and interfaces

2.Smooth support for design sizes of over 5,000 devices or 10,000 pads

3.More rigorous design constraints, more standardized processes

4.For enterprises, more professional users

Ongoing

STD ALC tda7054a

License: GPL 3.0

Mode: Editors' pick

  • 408
  • 0
  • 0
Update time: 2021-01-08 21:09:12
Creation time: 2020-02-10 16:09:17
Description
Input below 0,6v to prevent clipping, maximum output 1v sinus. PreAmp is required to be connected to output.
Design Drawing
schematic diagram
1 /
PCB
1 /
The preview image was not generated, please save it again in the editor.
ID Name Designator Footprint Quantity
1 1N5819 D1,D2,D3,D4,D5,D6,D7,D8,D9,D10 DO-41_BD2.4-L4.7-P8.70-D0.9-FD 10
2 10u C5 CAP-D6.3XF2.5 1
3 TDA7052A U1,U2,U3,U4 DIP8 4
4 1k R1,R2,R3,R4 AXIAL-0.4 4
5 20k R5,R6,R7,R8,R10,R11,R12 AXIAL-0.4 7
6 1M R9 AXIAL-0.4 1
7 Header-Male-2.54_1x1 P1,P2,P3,P4 HDR-1X1/2.54 4
8 10u C1,C2,C3,C4 CAP-D5.0XF2.0 4
9 Header-Male-2.54_1x2 OUT,VCC,IN HDR-2X1/5.08 3
10 1u C6,C7,C8,C9,C13,C17 CERAMIC-5.08 6
11 220n C10,C14 CERAMIC-5.08 2
12 22n C11,C15 CERAMIC-5.08 2
13 2n2 C12,C16 CERAMIC-5.08 2
14 TDA7052ATN2 U5 SOIC-8 1

Unfold

Project Attachments
Empty
Project Members
Related Projects
Change a batch
Loading...
Add to album ×

Loading...

reminder ×

Do you need to add this project to the album?

服务时间

周一至周五 9:00~18:00
  • 0755 - 2382 4495
  • 153 6159 2675

服务时间

周一至周五 9:00~18:00
  • 立创EDA微信号

    easyeda

  • QQ交流群

    664186054

  • 立创EDA公众号

    lceda-cn