filters - EasyEDA open source hardware lab

Ongoing

STD filters

Mode: Editors' pick

Update time： 2020-05-02 14:08:53

Creation time： 2016-06-13 19:56:44

Description

Empty

Design Drawing

schematic diagram

（ 1 / ）

PCB

（ 1 / ）

The preview image was not generated, please save it again in the editor.

BOM

ID	Name	Designator	Quantity
1	1k	R1,R3,R2	3
2	SIN(0 1 50) AC 1 0	V1	1
3	0.1u	C1	1
4	10k	R1	1
5	opamp3pEE	U1	1
6	1Meg	R2	1
7	0.005u	C1	1
8	10p	C1	1
9	11.2u	L1,L2	2
10	50	R1,R2	2
11	22n	C1,C2,C3	3
12	SIN(0 1 15Meg) AC 1 0	V1,V2	2
13	15Meg	R1	1
14	10	R2,R3,R4	3
15	100n	L1,L5	2
16	1n	C8,C11	2
17	22p	C10,C1	2
18	0.47u	L4	1
19	6.8n	L2,L6	2
20	68p	C9,C12,C11	3
21	4.7u	L3,L1	2
22	50	R1,R2	2
23	22n	L1,L5	2
24	6.8p	C10	1
25	220n	L3	1
26	SIN(0 1 133.33Meg) AC 1 0	V1	1
27	50	R1,R2,R5,R6	4
28	47n	L1,L5	2
29	14.58p	C10	1
30	1u	L4	1
31	1.8n	C11,C9	2
32	15n	L2,L6	2
33	6.8u	L3	1
34	470n	L1,L5,L2	3
35	220p	C12,C16	2
36	100p	C15	1
37	0.82u	L3	1
38	56p	C13	1
39	0.22u	L4	1
40	4.7p	C14	1
41	82p	C1,C4	2
42	330p	C2,C3	2
43	680n	L1,L7	2
44	1u	L2	1
45	620.21n	L7,L1	2
46	88.53p	C1,C4	2
47	358.48p	C2,C3	2
48	994.72n	L2	1
49	120p	C1,C3,C2	3
50	390p	C2	1
51	820n	L1,L2	2
52	200	R1,R2	2
53	22p	C1,C4	2
54	100p	C2,C3	2
55	2.2u	L1,L7	2
56	3.9u	L2	1
57	27p	C1,C4	2
58	3.3u	L1,L7	2
59	4.7u	L2	1
60	SIP1	SZ1,SZ2,P1+,P2,RELAY1,RELAY2,RELAY3	7
61	33k	R1,R2	2
62	10k	RPOT	1
63	opamp5pEE	U1	1
64	1N4001	D1,D2,D3	3
65	RELAY_RELAY	RELAY	1
66	SPST_ON	S1	1
67	BC147	Q1	1
68	25k	R17	1
69	2Meg	R18	1
70	1u	C9	1
71	1n	C10	1
72	0 AC 1 0	I1	1
73	2N3904	Q5,Q4,Q1,Q2	4
74	2N2219A	Q7,Q8	2
75	2N3906	Q6,Q3	2
76	10	V1	1
77	-10	V2	1
78	5K	R11,R6,R1	3
79	8	R14	1
80	2K	R9	1
81	1K	R10,R3,R13,R12,R5	5
82	200	R2	1
83	50K	R7	1
84	SINE(0 .7 1K)	V3	1
85	100	R8	1
86	9K	R4	1
87	100p	C2	1
88	10p	C1	1
89	.001u	C3	1
90	AC 1	V4	1
91	NE555DR	U1	1
92	100k	R1	1
93	0.1u	C1,C2	2
94	555	U1	1
95	1u	C1	1
96	10	V1	1

Unfold

Project Attachments

Empty

Project Members

nagyd