Editor Version ×
Standard

1.Easy to use and quick to get started

2.The process supports design scales of 300 devices or 1000 pads

3.Supports simple circuit simulation

4.For students, teachers, creators

Profession

1.Brand new interactions and interfaces

2.Smooth support for design sizes of over 5,000 devices or 10,000 pads

3.More rigorous design constraints, more standardized processes

4.For enterprises, more professional users

Ongoing

STD G2_INFO_CHAFIAI_PIC

License:

Mode: Editors' pick

  • 124
  • 0
  • 0
Update time: 2021-12-27 22:48:16
Creation time: 2021-12-10 23:20:00
Description

Partie pic du projet testeur de cable

Design Drawing
schematic diagram
1 /
PCB
1 /
The preview image was not generated, please save it again in the editor.
ID Name Designator Footprint Quantity
1 BUZZERHMB1275-12B BUZZER1 DIP-BUZZER-12X7.5 1
2 100uF C1 CAP-TH_BD10.0-P5.00-D1.0-FD 1
3 100nF C2 RAD-0.1 1
4 LED-TH-3mm_R D1,D2,D3,D4,D5,D6,D7,D8,D9,D10,D11 LED-TH_BD3.0_RED 11
5 1N4148 D20,D21,D22,D23,D24,D25,D26,D27 DO-35_BD2.0-L4.0-P8.00-D0.5-FD 8
6 Header-Female-2.54_1x5 G3 HDR-TH_5P-P2.54-V-F 1
7 Header-Female-2.54_1x2 P1 HDR-TH_2P-P2.54-V-F 1
8 720 R1,R3,R-SW1 R_AXIAL-0.3 3
9 10k R2 R_AXIAL-0.3 1
10 510 R4,R5,R6,R7,R8,R9,R10 R_AXIAL-0.3 7
11 8x 510 R11 R_AXIAL-0.3 1
12 R-RJ45R10P-B000 RJ1 RJ45-TH_R-RJ45R10P-B000 1
13 TS-1102-5016 SW1 SW-TH_4P-L6.0-W6.0-P3.90-LS6.5 1
14 16F628AP U1 DIP18 1

Unfold

Project Attachments
Empty
Project Members
Related Projects
Change a batch
Loading...
Add to album ×

Loading...

reminder ×

Do you need to add this project to the album?

服务时间

周一至周五 9:00~18:00
  • 0755 - 2382 4495
  • 153 6159 2675

服务时间

周一至周五 9:00~18:00
  • 立创EDA微信号

    easyeda

  • QQ交流群

    664186054

  • 立创EDA公众号

    lceda-cn