GPL 3.0

Recommend Projects

Banked ZIFF-ROM RAM designed for RC2014 Rev B

1 year ago 305
  • Description
  • Documents
  • BOM
  • Attachments
  • Members
  • Comments


Banked EPROM RAM Board

  • EPROM can be enabled/disabled with write to register
  • EPROM occupies first 16K of address space
  • First or Second bank of 16K in EPROM can be selected
  • Modified to use ZIFF Socket


Banked ROM RAM Rev B

Banked ROM RAM Rev B - REV A


ID Name Designator Footprint Quantity Manufacturer Part Manufacturer Supplier Supplier Part Price LCSC Assembly Mounted
1 27C256 U1 DIL28-6-ZIF_SOCKET 1 Yes
2 Addr Select P3 HDR-8X2/2.54 1 Double row straight 2*8Headers  Pins 2.54mm ReliaPro LCSC Yes C68234
3 628128P U2 DIP-32-600-ELL 1 Yes
4 74ALS259N U6 DIP-16-300-ELL 1 Yes
5 100nF C2,C3,C4,C5,C6 RAD-0.1 5 CT4-0805Y104M500 ReliaPro LCSC Yes C46756
6 74ALS138N U5 DIP-16-300-ELL 1 Yes
7 RC2014 Backplane P1 HDR-2.54-FX-1X38PW 1 LCSC Yes C74252
8 OUTPUTS HDR P2 SIP-4 1 Headers  Pins 1*4P ReliaPro LCSC Yes C59481
9 74ALS32N U4,U3 DIP-14-300-ELL 2 Yes


The owner does not allow comments in this project now

Comments (0)

如果需要转移工程请在个人中心 - 工程 - 工程高级设置 - 下载工程,下载后在 打开保存即可。
有问题联系QQ 3001956291 不再提醒
svg-battery svg-battery-wifi svg-books svg-more svg-paste svg-pencil svg-plant svg-ruler svg-share svg-user svg-logo-cn svg-double-arrow
We use cookies to offer you a better experience. Detailed information on the use of cookies on this website is provided in our Privacy Policy. By using this site, you consent to the use of our cookies.