Simple Z80 test design - single board with all the basics and a few luxuries. The board has many more options than it really needs so that I can experiment. All devices are through-hole to make the build easy for those of us yet to venture into SMD. Influences for this project include the RC2014 512K RAM/Flash card and the SIO/2 card along with bits and pieces from all over the Internet that I've managed to lose track of.

The paged memory model supports a 4MB address space, 1MB of which is used on board. The main header exports all Z80 control lines plus the extended address bus allowing 3MB external. I'm hoping to add a memory mapped video card along the lines of the 70s/early 80s systems which would sit in the paged memory map. Great for simple games!

The board uses an oscillator chip and an optional divide by 2 to the CPU and SIO. This allows a certain level of exprimentation with clock speeds. I'm using a 10MHz Z80/SIO/CTC and on the first version of the board a 7.35MHz clock. With the CTC it's possible to decouple the system clock from the SIO baud rate so it's easier to play with clock speeds. I'm hoping to use at least a 10MHz clock or possibly higher. I have a 25MHz clock which, with the divide by 2 might work quite nicely. It's also possible to drive the clock externally rather than use the on board one. So I could have a video card with 25MHz dot-clock also driving the main board. Lots of options!

update the board is working nicely and I have it running at 14.7456MHz crystal.

Version 2 board features:

• 512K SRAM + 512K Flash memory in 16K pages and 4M address range
• SIO/0 dual UART
• Z80 CTC
• SD Card interface. Pins suitable for the breakout board I have.
• (2.2) second SD Card interface. Allows two cards but more importantly easy copying between them for cloning.
• Exported SPI interface. Includes two spare device select lines, also exported, allowing connection to external SPI devices
• DS1704+ real time clock with battery backup
• i2c interface (used for the clock and available on headers to connect external devices)

ToDo:

• The BOM needs some tidying up including renaming components for consistency. It's a pain doing this on EasyEDA because renaming causes the PCB to think it's a new component and loses all the existing layout.
• Move some of the circuits around to make each schematic page do one logical thing
• Add a "RESET IN" signal on the connector to allow an external system (eg Raspberry Pi) to force a hardware reset. This with a Bluetooth serial adapter would allow completely remote devevlopment.

Change Log version 2.2

Bug fixes from the version 2.1 board:

• The CPU "WAIT" should be pulled high. It wasn't on version 1 and caused no problem (luck I think!) but should be. There are spare resistors in RP1 so a link to one of those fixes this potential issue. (Fixed: 2.2)
• BRDM should be (/MREQ OR BA21),it's incorrectly (/WR OR BA21). Also the second input to BR21SEL should be /MREQ not /WR. Patch for version 2.1: remove BR21SEL jumper and connect the centre pin the MREQ. This limits the addressable memory range to 2M (1 external) rather than 4 but is OK. (Fixed 2.2)
• Silkscreen error: mux_2 should be a 74HCT138, NOT 139!! (Fixed 2.2)

Enhancements:

• Add connector for a second SD Card to allow card-to-card copies
• Extend output port 64h to 8 bits. Upper 8 bits select a further 4 SPI devices. Allows efficient access to the second SD card and other SPI devices and minimises changes to SD card library. (Done 2.2)
• Change oscilator layout to accept both 8 bit and 14pin layouts. All my 7MHz parts are 14 pin and my 14MHz parts are 8 :/ (Done 2.2)
• The CR2032 battery holder I used seems to have availability issues. Change layout to accept several different layouts. (Done 2.2)
• Not everyone is going to want a CTC so should be able to leave that out. If you do that then really you want to bridge IO_1 to IOUT to allow the interrupt chain to be maintained on external cards. Add a jumper between these two. (Done 2.2 with P5)
• Allow SIO - port B to be driven from the CTC or CLKU. 2.1 it was only driven by CLK, the CPU frequency. (Done 2.2)
• Allow SIO - port A to be driven either from the CTC or from CLKU. 2.1 allowed only CLKU and not the CTC for port A. (Done 2.2)
• Include option (link) to divide SIO port A Tx to 3V rather than 5. This would allow direct connect to 3.3V devices. There are some serial to Bluetooth adaptors this would be useful for. (Done 2.2)
• Add support for BOTH SIO/0 (current design) and SIO/2 which seems more popular if less available. Only three pins change function. (Done 2.2)
• Add a "RESET IN" signal on the connector to allow an external system (eg Raspberry Pi) to force a hardware reset. This with a Bluetooth serial adapter would allow completely remote devevlopment.

Changelog 2.1

Bug fixes:

• Fix layout for 74HCT04 - Incorrect 16 pin package used. Replaced with correct 14 pin package.
• Pull up control lines (INT and others) - missing ulls ups result in unpredicatably behaviour.

Changes from version 1 to version 2

• Add SPI interface
• Add i2c interface
• Add i2c real time battery backed clock (DS1307+ chip)
• Add SDCard hardware interface (single card)
• Add optional clock divider - selected by jumper. Select either full oscillator speed or 1/2.
• Add Z80 CTC
• Remove LED bar. Required too much logic to drive.

Comments/thoughts

With the SDcard interface working very nicely maybe the board doesn't need 512K of flash. It's a complete PITA to programme compared with simply writing to the SD card. Maybe a smaller flash device?