Editor Version ×
Standard

1.Easy to use and quick to get started

2.The process supports design scales of 300 devices or 1000 pads

3.Supports simple circuit simulation

4.For students, teachers, creators

Profession

1.Brand new interactions and interfaces

2.Smooth support for design sizes of over 5,000 devices or 10,000 pads

3.More rigorous design constraints, more standardized processes

4.For enterprises, more professional users

Ongoing

STD TRAIN EXTRA

License: Public Domain

Mode: Editors' pick

  • 239
  • 0
  • 0
Update time: 2021-01-21 16:26:02
Creation time: 2021-01-18 04:37:57
Description

 XK XK QXXQWXWQXS FREF QCX WQX W X EF QWX.Q S s sddq sw  dq d qd  qdq

dkqmsqqlmd qw

qmdklmqd 

dqdmqldm;qd qdmlqd;lqdmlqbwdhqbdklqs.

Design Drawing
schematic diagram
1 /
PCB
1 /
The preview image was not generated, please save it again in the editor.
ID Name Designator Footprint Quantity
1 HDR-F-2.54_1x2 H1,H2,H3 HDR-F-2.54_1X2 3
2 1N4148W D1,D2,D3,D4,D5,D6 SOD-123FL_L2.6-W1.6-LS3.4-RD 6
3 0.1u C1,C4,C5,C6,C9,C10,C11,C12,C15 C1206 9
4 210pF C3,C8,C13 C1206 3
5 3.3uF/50V C2,C7,C14 CAP-D5.0×F2.0 3
6 R_3296W_US POT1,POT2,POT3 RES-ADJ-TH_3296W 3
7 1k R1,R13,R36 R1206 3
8 22K R2,R5,R6,R7,R14,R17,R18,R19,R30,R31,R32,R35 R1206 12
9 10K R3,R15,R34 R1206 3
10 6K8 R4,R16,R33 R1206 3
11 15K R8,R20,R29 R1206 3
12 2K2 R9,R10,R11,R12,R21,R22,R23,R24,R25,R26,R27,R28 R1206 12
13 SOIC 16 LM324+LT1014DSW#PBF U1,U2,U4 SOIC-16_L10.3-W7.5-P1.27-LS10.3-BL 3

Unfold

Project Attachments
Empty
Project Members
Related Projects
Change a batch
Loading...
Add to album ×

Loading...

reminder ×

Do you need to add this project to the album?

服务时间

周一至周五 9:00~18:00
  • 0755 - 2382 4495
  • 153 6159 2675

服务时间

周一至周五 9:00~18:00
  • 立创EDA微信号

    easyeda

  • QQ交流群

    664186054

  • 立创EDA公众号

    lceda-cn