Editor Version ×
Standard

1.Easy to use and quick to get started

2.The process supports design scales of 300 devices or 1000 pads

3.Supports simple circuit simulation

4.For students, teachers, creators

Profession

1.Brand new interactions and interfaces

2.Smooth support for design sizes of over 5,000 devices or 10,000 pads

3.More rigorous design constraints, more standardized processes

4.For enterprises, more professional users

Ongoing

STD How to use basic elements of EasyEDA

License:

Mode: Editors' pick

  • 13.4k
  • 0
  • 1
Update time: 2020-03-15 18:31:43
Creation time: 2014-03-19 14:35:39
Description
To learn more, see The EasyEDA tutorial: https://easyeda.com/Doc/Tutorial/ See also the Simulation Quickstarter: https://easyeda.com/project_view_Simulation-Quickstarter_iLN8usOaw.htm **To learn more, see [The EasyEDA tutorial].** [The EasyEDA tutorial]: https://easyeda.com/Doc/Tutorial/ To open simulations from the view window, click on the little green pencil in the upper right then do: `Ctrl+R` Save when prompted and then do `Ctrl+R` again. This project is part of the EasyEDA spice simulation learning resource.
Design Drawing
schematic diagram
1 /
PCB
1 /
The preview image was not generated, please save it again in the editor.
ID Name Designator Quantity
1 SIN(0 {Vinpk} 1k) AC 1 V1 1
2 {Rin} R1 1
3 {Rfb} R2 1
4 {Rload} R3,R1 2
5 opamp3pEE U1 1
6 SMCJ7.0CA DBIDIRTVS 1
7 5 V1,VCC 2
8 Ammeter UNI,BIDI,THRUFUSE,A_VCC,A_VEE,A2,A1 7
9 SP1003_01DTG D1 1
10 34p C2,C1 2
11 PULSE(3.3 3.4 1n 1n 1n 1u 10) V2 1
12 1 ROUT,R1,R2,R6,R4 5
13 I=0.5*V(vcc)*(TANH((V(vcc)/2-V(in))*10)+1) BINVERTER 1
14 1.5Meg RFB 1
15 XTALfast QXTAL1 1
16 820 RSER 1
17 SIN(1.05 1.05 1k 0 0 -90) V1 1
18 5 R1 1
19 FUSE F1 1
20 {rail} VCC,VEE 2
21 {Voutpk/35m} R3 1
22 opamp5pEE U1 1
23 TLine T1,T2 2
24 PULSE(0 1 100n 1n 1n 1u 2u) AC 0 V1 1
25 50 LOAD,SOURCE1,SOURCE2 3
26 1k R1,R2,R4,R5 4
27 0.1 I1 1
28 Voltmeter VM3,VM2,VM1 3
29 SPST_OFF S1 1
30 5 V1 1
31 10u C1 1
32 SIN(3 3 1k) V1 1
33 PULSE(0 100 0.25m 1u 1u 1f) VPSPIKE 1
34 PULSE(0 -100 0.75m 1u 1u 1f) VNSPIKE 1
35 SIN(0 5 50) AC 1 V1 1
36 GBJ15005 B1 1
37 100 LOAD,R3 2
38 1000u C1 1
39 1 E1 1
40 V=-(V(ac1,ac2)^2) B1 1
41 Fuse X1 1
42 Optocoupler X2 1
43 LED D1 1
44 9 V1 1
45 1k R1,R2 2
46 Term X1 1
47 3D_SW_SPST SW1 1
48 SIN({Vref} {Vinpk} 1k 0 0 90) AC 1 V1 1
49 {Vcc} VCC 1
50 {Vee} VEE 1
51 {Rpullup} R2 1
52 {Vref} V2 1
53 compOC5pEE U1 1
54 I=2*V(in) B1 1
55 PULSE(-1 1 0 200n 200n 300n 1u) AC 1 0 V1 1
56 V=V(outdel) B3 1
57 SIN(5m 5m 1k) I1 1
58 1G R8 1
59 1N4001 D1 1
60 4N25 U1 1
61 SINE(0 {Vmains} {fmains}) V1 1
62 PULSE(0 {Ig} {tdel} 10n 10n 0.1m {1/fmains}) I1 1
63 V=V(gen)*V(softstart) B1 1
64 V=0.5*(tanh((TIME-5m)*500)+1) B2 1
65 PULSE(0 {Ig} {tdel+0.5/fmains} 10n 10n 0.1m {1/fmains}) I2 1
66 L0109NT T1 1
67 2N5060EE T1 1
68 BT151_500R_EE T1 1

Unfold

Project Attachments
Empty
Project Members
Related Projects
Change a batch
Loading...
Add to album ×

Loading...

reminder ×

Do you need to add this project to the album?

服务时间

周一至周五 9:00~18:00
  • 0755 - 2382 4495
  • 153 6159 2675

服务时间

周一至周五 9:00~18:00
  • 立创EDA微信号

    easyeda

  • QQ交流群

    664186054

  • 立创EDA公众号

    lceda-cn