Editor Version ×
Standard

1.Easy to use and quick to get started

2.The process supports design scales of 300 devices or 1000 pads

3.Supports simple circuit simulation

4.For students, teachers, creators

Profession

1.Brand new interactions and interfaces

2.Smooth support for design sizes of over 5,000 devices or 10,000 pads

3.More rigorous design constraints, more standardized processes

4.For enterprises, more professional users

Ongoing

STD 65C02 Clock

License: GPL 3.0

Mode: Editors' pick

Cloned from 65C02 Template

  • 416
  • 0
  • 0
Update time: 2022-08-14 22:31:56
Creation time: 2019-11-02 18:16:12
Description
Empty
Design Drawing
schematic diagram
1 /
PCB
1 /
The preview image was not generated, please save it again in the editor.
ID Name Designator Footprint Quantity
1 SN74LS04N 74-04 PDIP-14 1
2 SN74LS157N 74-157 DIP16 1
3 ADDRESS ADDRESS_IN,ADDRESS_OUT HDR-16X1/2.54 2
4 100n C1,C3,C5 RAD-0.1 3
5 10u C2 RAD-0.1 1
6 1u C4 CAP-D3.0XF1.5 1
7 10n C6,C7 RAD-0.1 2
8 555 CLOCK_555,PULSE_555,RESET_555,SWITCH_555 DIP-8_L11.0-W7.6-P2.54-LS7.6-BL 4
9 204-10SURD/S530-A3 CLOCK_555_LED,CLOCK_LED,PULSE_555_LED,SWITCH_LED LED-3MM/2.54 4
10 Header-Female-2.54_1x8 DATA_IN,DATA_OUT HDR-8X1/2.54 2
11 6-146276-0 MISC_IN,MISC_OUT HDR-10X1/2.54 2
12 BUTTON PULSE,RESET KEY-TH_4P-L6.0-W6.0-P4.50-LS7.5 2
13 1m PULSE_TIME RES-ADJ_3386P 1
14 10k R1,R7,R10,R11 AXIAL-0.4 4
15 1k R3,R5,R14 AXIAL-0.4 3
16 222 R6,R9,R12,R13 AXIAL-0.4 4
17 1m R8 AXIAL-0.4 1
18 220k RESET_TIME RES-ADJ_3386P 1
19 SPDT SW SPDT 1

Unfold

Project Attachments
Empty
Project Members
Related Projects
Change a batch
Loading...
Add to album ×

Loading...

reminder ×

Do you need to add this project to the album?

服务时间

周一至周五 9:00~18:00
  • 0755 - 2382 4495
  • 153 6159 2675

服务时间

周一至周五 9:00~18:00
  • 立创EDA微信号

    easyeda

  • QQ交流群

    664186054

  • 立创EDA公众号

    lceda-cn