Editor Version ×
Standard

1.Easy to use and quick to get started

2.The process supports design scales of 300 devices or 1000 pads

3.Supports simple circuit simulation

4.For students, teachers, creators

Profession

1.Brand new interactions and interfaces

2.Smooth support for design sizes of over 5,000 devices or 10,000 pads

3.More rigorous design constraints, more standardized processes

4.For enterprises, more professional users

Ongoing

STD 1M Linear Paged RAM ROM V3.0

License: CERN Open Hardware License

Mode: Editors' pick

  • 1.7k
  • 0
  • 1
Update time: 2023-11-19 10:39:14
Creation time: 2019-10-13 21:53:08
Description
This board combines the best features of currently available RC2014 memory boards in one: - One 512K memory chip which can be RAM or ROM (selected with 3 jumpers) - One 512K RAM chip - Select between linear and paged memory using a single jumper - Select between linear and paged memory in software (from Z80 or BusRaider) - Support for the PAGE pin on the RC2014 bus (with an optional pull-up selected via a jumper) Plays nicely with the BusRaider. https://github.com/robdobsn/LinearPagedRAMROM1MB
Design Drawing
schematic diagram
1 /
PCB
1 /
The preview image was not generated, please save it again in the editor.
Project Attachments
Empty
Project Members
Related Projects
Change a batch
Loading...
Add to album ×

Loading...

reminder ×

Do you need to add this project to the album?

服务时间

周一至周五 9:00~18:00
  • 0755 - 2382 4495
  • 153 6159 2675

服务时间

周一至周五 9:00~18:00
  • 立创EDA微信号

    easyeda

  • QQ交流群

    664186054

  • 立创EDA公众号

    lceda-cn