© 2024 EasyEDA Some rights reserved ISO/IEC
Editor Version
×
Standard
1.Easy to use and quick to get started
2.The process supports design scales of 300 devices or 1000 pads
3.Supports simple circuit simulation
4.For students, teachers, creators
Profession
1.Brand new interactions and interfaces
2.Smooth support for design sizes of over 5,000 devices or 10,000 pads
3.More rigorous design constraints, more standardized processes
4.For enterprises, more professional users
Ongoing
STD 32K SRAM + 8 EEPROM Apple I untested(!)
License: Public Domain
Mode: Editors' pick
- 0
Update time：
2023-03-27 11:44:21
Creation time：
2021-04-05 14:49:19
Description
The schematics should now be complete. It is still untested and might not work at all.
This extension is ment to be pluged into the CPU socket of the Apple I.
Measures need to be taken to prevent conflicts with the onboard PROMs and DRAM.
IC A1, A2, A9, A10, A11-A18, B11-B18 need to be removed or disabled.
In both socket of IC A9 and A10 pin 11 needs to be bridged with pin 12 and pin 13 with pin 14 or extension will not work for sure.
Design Drawing
schematic diagram
（
1
/
）
PCB
（
1
/
）
The preview image was not generated, please save it again in the
editor.
| ID | Name | Designator | Footprint | Quantity |
|---|---|---|---|---|
| 1 | 100nF | C1 | CAP-TH_L5.0-W2.5-P5.00-D1.0 | 1 |
| 2 | 28C64 | EPROM | DIP28-2.54-35.6X13.5MM | 1 |
| 3 | Write Enable | J1 | JUMPER | 1 |
| 4 | Internal Clock | J2 | HDR-TH_3P-P2.54-V-M-A | 1 |
| 5 | 1MHz | OSC1 | OSC-SMD_4P-L5.0-W3.2-BL-SIT8102AI-32 | 1 |
| 6 | 3.3kΩ | R1 | RES-TH_BD1.7-L3.2-P7.20-D0.5 | 1 |
| 7 | Socket | SK1 | DIP-40-600-ELL | 1 |
| 8 | HM62256 | SRAM | PDIP28 | 1 |
| 9 | W65C02 | U1 | DIP-40-600-ELL | 1 |
| 10 | SN74LS10N | U2 | PDIP-14_L19.3-W6.4-P2.54-LS7.6-BL | 1 |
Unfold
Project Members
0
0
Collect to album
Related Projects
Change a batch
Loading...
Add to album
×
Loading...
reminder
×
Do you need to add this project to the album?