Editor Version ×
Standard

1.Easy to use and quick to get started

2.The process supports design scales of 300 devices or 1000 pads

3.Supports simple circuit simulation

4.For students, teachers, creators

Profession

1.Brand new interactions and interfaces

2.Smooth support for design sizes of over 5,000 devices or 10,000 pads

3.More rigorous design constraints, more standardized processes

4.For enterprises, more professional users

Ongoing

STD Phase-Locked Loop synth

License: CC-BY-SA 3.0

Mode: Editors' pick

  • 790
  • 0
  • 2
Update time: 2024-03-26 08:30:53
Creation time: 2019-05-21 21:36:12
Description
# Three voice square wave guitar synthesizer # Based on a classic PLL synth effect. - FUZZ, MUL, DIV and CLEAN pots mix all available signals - VOL and SHAPE pots set output level and tone (it gets loud!) - GAIN pot can be used to accomodate for different input levels - S_DIV sets the number, which will divide base frequency for the DIV voice (from 2 to 9) - S_MUL sets the number, which will multiply base frequency for the MUL voice (from 1 to 9) - MUL_SRC chooses, if the base frequency for the MUL voice should be unchanged, lowered one octave or lowered two octaves - DIV_SRC chooses, if the DIV voice should be based from the FUZZ voice or MUL voice - TRIG pot modifies the FUZZ signal - LAG, RESP, L_TRACK, L_SPD set the tracking behavior of the phase-locked loop used for the MUL voice - how fast, how well (or how bad) it operates
Design Drawing
schematic diagram
1 /
PCB
1 /
The preview image was not generated, please save it again in the editor.
ID Name Designator Footprint Quantity
1 +9V P1 HDR-2X1/2.54 1
2 1N4148 D2,D3 DO-35 2
3 220u C8 CAP-D5.0XF2.0 1
4 2.2u C5,C10 CAP-D5.0XF2.0 2
5 220u C4 CAP-D8.0XF2.5 1
6 10u C1 CAP-D5.0XF2.0 1
7 100n C6,C3 RAD-0.1 2
8 10n C7 RAD-0.1 1
9 47p C2 RAD-0.1 1
10 100kA SQR,MUL,DIV,VOL,CLN RV16AF-41-15R1 5
11 250kB SHAPE RV16AF-41-15R1 1
12 25kA GAIN RV09AF-40-20K-B10K 1
13 10kB TRIG,LAG1 RV09AF-40-20K-B10K 2
14 1Meg R8,R9,R12,R10,R7,R3,R2,R16,R15 AXIAL-0.3 9
15 10k R11,R13,R14,R6 AXIAL-0.3 4
16 1k R1,R5 AXIAL-0.3 2
17 200k R4 AXIAL-0.3 1
18 1N4007RLG D1 DO-41 1
19 Jack_1/4_audio_mono J1,J2 1*2 PIN HEADER 2
20 TL074BCDR U1 SOIC-14_150MIL 1
21 40106 U6 DIP14 1
22 SPDT-On-Off-On L_SPD LEVER-SWITCH-SPDT 1
23 3.3u C11 CAP-D5.0XF2.0 1
24 4013 U5 DIP14 1
25 4017 U4,U3 DIP16 2
26 22n C9 RAD-0.1 1
27 470n C12 RAD-0.2 1
28 500kA L_TRK RV09AF-40-20K-B10K 1
29 1MegB RESP RV09AF-40-20K-B10K 1
30 4046 U2 DIP16 1
31 SP10T S_DIV1,S_MUL1 ROTARY_SWITCH_1X10_KIT 2
32 4P3T MUL_SRC 4P3T_EBAY 1
33 SPDT DIV_SRC1 LEVER-SWITCH-SPDT 1

Unfold

Project Attachments
Empty
Project Members
Related Projects
Change a batch
Loading...
Add to album ×

Loading...

reminder ×

Do you need to add this project to the album?

服务时间

周一至周五 9:00~18:00
  • 0755 - 2382 4495
  • 153 6159 2675

服务时间

周一至周五 9:00~18:00
  • 立创EDA微信号

    easyeda

  • QQ交流群

    664186054

  • 立创EDA公众号

    lceda-cn