Editor Version ×
Standard

1.Easy to use and quick to get started

2.The process supports design scales of 300 devices or 1000 pads

3.Supports simple circuit simulation

4.For students, teachers, creators

Profession

1.Brand new interactions and interfaces

2.Smooth support for design sizes of over 5,000 devices or 10,000 pads

3.More rigorous design constraints, more standardized processes

4.For enterprises, more professional users

Ongoing

STD 1IRTG4WuillotVanina-partie pic

License:

Mode: Editors' pick

  • 128
  • 0
  • 0
Update time: 2019-11-05 10:21:31
Creation time: 2019-10-08 08:01:38
Description
Empty
Design Drawing
schematic diagram
1 /
PCB
1 /
The preview image was not generated, please save it again in the editor.
ID Name Designator Footprint Quantity
1 Header-Female-2.54_1x2 PILE HDR-TH_2P-P2.54-V-M 1
2 1N4448 D20,D27,D22,D23,D25,D26,D21,D24 DO-35 8
3 10K R2 AXIAL-0.3 1
4 16F628 PIC DIP18 1
5 510 R5,R7,R9,R10,R11,R4,R8 AXIAL-0.3 7
6 R6 R6 AXIAL-0.3 1
7 1u C1 CAP-D8.0XF3.5 1
8 HMB1275-03B BUZZER1 DIP-BUZZER-12X7.5 1
9 RJ45 G1 RJ45-CONNFLY-DS1128-04-4.57MM 1
10 1u C2 RAD-0.1 1
11 680 R3,R1,RSW1 AXIAL-0.3 3
12 G3 P1 HDR-5X1/1.27 1
13 LED-3MM D2,D1,D4,D6,D7,D10,D11,D8,D9,D5,D3 LED-3MM/2.54 11
14 TS-1102-5016 SW1,SW1(2) SW-DIP-6X6X5-TS 2

Unfold

Project Attachments
Empty
Project Members
Related Projects
Change a batch
Loading...
Add to album ×

Loading...

reminder ×

Do you need to add this project to the album?

服务时间

周一至周五 9:00~18:00
  • 0755 - 2382 4495
  • 153 6159 2675

服务时间

周一至周五 9:00~18:00
  • 立创EDA微信号

    easyeda

  • QQ交流群

    664186054

  • 立创EDA公众号

    lceda-cn