Editor Version ×
Standard

1.Easy to use and quick to get started

2.The process supports design scales of 300 devices or 1000 pads

3.Supports simple circuit simulation

4.For students, teachers, creators

Profession

1.Brand new interactions and interfaces

2.Smooth support for design sizes of over 5,000 devices or 10,000 pads

3.More rigorous design constraints, more standardized processes

4.For enterprises, more professional users

Ongoing

STD SystemClock

License: Public Domain

Mode: Editors' pick

  • 276
  • 0
  • 0
Update time: 2020-05-21 10:48:51
Creation time: 2018-04-15 18:07:41
Description
Empty
Design Drawing
schematic diagram
1 /
PCB
1 /
The preview image was not generated, please save it again in the editor.
ID Name Designator Footprint Quantity Mounted
1 NE555P CLOCK DIP-8 1 Yes
2 SPDTPADS SWMODE SPDT 1 Yes
3 K9-1267F SWCLK K9-1267F 1 Yes
4 74HC161N DIVIDER DIP16 1 Yes
5 Header2X4P 2.54mm HCAPSEL HDR-4X2/2.54 1 Yes
6 2kΩ R1,R2 RES-ADJ_3296W 2 Yes
7 .1u C1,C5 CASE-A_3216 2 Yes
8 1u C2 CASE-A_3216 1 Yes
9 10u C3 CASE-A_3216 1 Yes
10 1k R3,R4,R5,R6,R7 1206 5 Yes
11 100u C4 CAP-D5.0XF2.0 1 Yes
12 WJ2EDGVC-5.08-2P P3 WJ2EDGVC-5.08-2P 1 Yes
13 LED LED1,LED2,LED3,LED4,LED5 1206 5 Yes
14 Header-Female-2.54_1x5 HOUT HDR-5X1/2.54 1 Yes

Unfold

Project Attachments
Empty
Project Members
Related Projects
Change a batch
Loading...
Add to album ×

Loading...

reminder ×

Do you need to add this project to the album?

服务时间

周一至周五 9:00~18:00
  • 0755 - 2382 4495
  • 153 6159 2675

服务时间

周一至周五 9:00~18:00
  • 立创EDA微信号

    easyeda

  • QQ交流群

    664186054

  • 立创EDA公众号

    lceda-cn