Editor Version ×
Standard

1.Easy to use and quick to get started

2.The process supports design scales of 300 devices or 1000 pads

3.Supports simple circuit simulation

4.For students, teachers, creators

Profession

1.Brand new interactions and interfaces

2.Smooth support for design sizes of over 5,000 devices or 10,000 pads

3.More rigorous design constraints, more standardized processes

4.For enterprises, more professional users

Ongoing

STD DVX Noise Filter

License: Public Domain

Mode: Editors' pick

  • 367
  • 0
  • 0
Update time: 2022-07-20 14:40:03
Creation time: 2019-08-26 14:22:35
Description
Functional stuff for internal use.
Design Drawing
schematic diagram
1 /
PCB
1 /
The preview image was not generated, please save it again in the editor.
ID Name Designator Footprint Quantity
1 JACK OUT J1,J4,J5,J8 TERMINAL_BLOCK_3P_5 4
2 JACK IN J2,J3,J6,J7 TERMINAL_BLOCK_3P_5 4
3 RASPBERRYPI-B+-GPIO JP1 2X20-SHROUDED 1
4 Terminal Blocks 4 P1 PT-4-PIN3.5MM 1
5 220 R11,R21 RD-3.2X1.8-1/8W 2
6 42TL030 XFM5,XFM6,XFM10,XFM21,XFM7,XFM8,XFM31,XFM41 42TL 8
7 LM7805SX_NOPB IC1 KTT0003B 1
8 BSS138 M1 BSS138_SOT23 1
9 CRCW120610K0FKEB R31,R41 RESC3216X71N 2
10 0154.125DR F1,F2 2410_FUSEHOLDER 2
11 2N7000 Q1,Q2 TO-92 2
12 10k R1,R2 R0603 2
13 OSTTC032162 TB1,TB2,TB11,TB12 OSTTC030162-DIGIKEY 4
14 OSTTC022162 TB3,TB4,TB5,TB6,TB7,TB8,TB9,TB10 OSTTC022162 TERMINAL BLOCK 2POS (TH) 8
15 7805 U1 SOT-89-3_L4.5-W2.5-P1.50-LS4.2-BR 1
16 42TL003 XFM1,XFM2,XFM3,XFM4 42TL 4

Unfold

Project Attachments
Empty
Project Members
Related Projects
Change a batch
Loading...
Add to album ×

Loading...

reminder ×

Do you need to add this project to the album?

服务时间

周一至周五 9:00~18:00
  • 0755 - 2382 4495
  • 153 6159 2675

服务时间

周一至周五 9:00~18:00
  • 立创EDA微信号

    easyeda

  • QQ交流群

    664186054

  • 立创EDA公众号

    lceda-cn