Editor Version ×
Standard

1.Easy to use and quick to get started

2.The process supports design scales of 300 devices or 1000 pads

3.Supports simple circuit simulation

4.For students, teachers, creators

Profession

1.Brand new interactions and interfaces

2.Smooth support for design sizes of over 5,000 devices or 10,000 pads

3.More rigorous design constraints, more standardized processes

4.For enterprises, more professional users

Ongoing

STD Memory

License:

Mode: Editors' pick

  • 474
  • 0
  • 0
Update time: 2021-04-12 01:47:40
Creation time: 2018-01-14 00:26:01
Description
Memory Module - 32K RAM (lower half) 32K ROM (upper half)
Design Drawing
schematic diagram
1 /
PCB
1 /
The preview image was not generated, please save it again in the editor.
ID Name Designator Footprint Quantity
1 HM628128D U1 DIP32 1
2 DM74ALS273N U2,U3 DIP20 2
3 G502DC RAMI,RAMO,MEMI,ROMO,ROMI LED2-2.54-D5.0MM 5
4 74LS245 U6,U8 DIP20 2
5 204-10UYC/S530-A3 D0,D1,D2,D3,D4,D5,D6,D7,D8,D9,D10,D11,D12,D13,D14,D15,A0,A1,A2,A3,A4,A5,A6,A7,O0,O1,O2,O3,O4,O5,O6,O7 LED-3MM/2.54 32
6 220R RP1,RP2,RP3,RP5,RP6 SIL09A 5
7 Header-Male-2.54-2X40PW BUS HDR-2.54-19-2X40P 1
8 AT28C256-15PU U9 DIP28-600 1
9 1k RP4 SIL09A 1
10 SN74ALS04BN U7,U11 DIP14 2
11 SN74LS08N U5 DIP14 1
12 SN74LS32N U10 DIP14 1

Unfold

Project Attachments
Empty
Project Members
Target complaint
Related Projects
Change a batch
Loading...
Add to album ×

Loading...

reminder ×

Do you need to add this project to the album?

服务时间

周一至周五 9:00~18:00
  • 0755 - 2382 4495
  • 153 6159 2675

服务时间

周一至周五 9:00~18:00
  • 立创EDA微信号

    easyeda

  • QQ交流群

    664186054

  • 立创EDA公众号

    lceda-cn