Editor Version ×
Standard

1.Easy to use and quick to get started

2.The process supports design scales of 300 devices or 1000 pads

3.Supports simple circuit simulation

4.For students, teachers, creators

Profession

1.Brand new interactions and interfaces

2.Smooth support for design sizes of over 5,000 devices or 10,000 pads

3.More rigorous design constraints, more standardized processes

4.For enterprises, more professional users

Ongoing

STD VNA EU1KY V3 Frontend

License: Public Domain

Mode: Editors' pick

  • 2.9k
  • 0
  • 1
Update time: 2023-05-29 11:15:45
Creation time: 2018-11-11 19:52:47
Description
Empty
Design Drawing
schematic diagram
1 /
PCB
1 /
The preview image was not generated, please save it again in the editor.
ID Name Designator Footprint Quantity
1 12k R15,R13,R16,R18 1206 4
2 5.1 R5,R9 1206 2
3 0.1 C1,C2,C3,C4,C11,C6,C10,C25,C23,C18,C19,C20 1206 12
4 SA612A U2,U1 SOIC-8 2
5 Si5351A-A-GT U4 DIP-10 1
6 51 R6,R4,R1,R10 1206 4
7 1k5 R7 1206 1
8 0.1u C37,C38 1206 2
9 25MHz XTAL1 HC-49U-PTH 1
10 Z P3 HDR-1X2/2.54 1
11 200 R2,R8 1206 2
12 510 R3 1206 1
13 JMP Work P1 HDR-1X2/2.54 1
14 JMP Cal P2 HDR-1X2/2.54 1
15 10k R11,R12 1206 2
16 82 C5,C9 0805 2
17 75k R14,R17 1206 2
18 330 C7,C12 0805 2
19 1n C8,C13 0805 2
20 1u C16,C17 0805 2
21 10 R22,R21 1206 2
22 0.01 C14,C15 0805 2
23 3k3 R19,R20 1206 2
24 10u C21 0805 1
25 to CN5 P4 HDR-6X1/2.54 1
26 Audio P5 HDR-3X1/2.54 1
27 BLM21BD102SN1D L2,L1,L5,L3 0805 4
28 100uF C22,C24 CASE-B_3528 2
29 TS922IDT U6 SOIC-8_150MIL 1
30 to CN6 H1 210S-1X8P 1

Unfold

Project Attachments
Empty
Project Members
Related Projects
Change a batch
Loading...
Add to album ×

Loading...

reminder ×

Do you need to add this project to the album?

服务时间

周一至周五 9:00~18:00
  • 0755 - 2382 4495
  • 153 6159 2675

服务时间

周一至周五 9:00~18:00
  • 立创EDA微信号

    easyeda

  • QQ交流群

    664186054

  • 立创EDA公众号

    lceda-cn