Editor Version ×
Standard

1.Easy to use and quick to get started

2.The process supports design scales of 300 devices or 1000 pads

3.Supports simple circuit simulation

4.For students, teachers, creators

Profession

1.Brand new interactions and interfaces

2.Smooth support for design sizes of over 5,000 devices or 10,000 pads

3.More rigorous design constraints, more standardized processes

4.For enterprises, more professional users

Ongoing

STD Vernier Interface Shield v12

License:

Mode: Editors' pick

  • 572
  • 0
  • 0
Update time: 2016-01-29 06:46:09
Creation time: 2016-01-25 07:02:40
Description
Vernier Interface
Design Drawing
schematic diagram
1 /
PCB
1 /
The preview image was not generated, please save it again in the editor.
ID Name Designator Footprint Quantity
1 FRAME-LETTER FRAME1 CREATIVE_COMMONS 1
2 Male JP1 1X10_SMD_MALE 1
3 Male JP4 1X06_SMD_MALE 1
4 Male JP3,JP2 1X08_SMD_MALE 2
5 LOGO-SFE LOGO_1 SFE-LOGO-FLAME 1
6 OSHW-LOGO LOGO2 OSHW-LOGO-S 1
7 74HC4052 U1 SO16 1
8 10K R1,R5,R6,R7,R11,R12,R13,R15,R17,R18,R20 0603-RES 11
9 20k R2,R3,R4,R8,R9,R10 0603-RES 6
10 LMV358 U2 SO08-TIGHT 1
11 15K R14,R16 0603-RES 2
12 LED LED1 LED5MM 1
13 330 R19 0603-RES 1
14 0.1uF C1,C2 0603-CAP 2
15 BTD JP7,JP8 BTD 2
16 BTA JP5,JP6 BTA 2
17 M02 JP11 1X02_NO_SILK 1
18 M03 JP9,JP10 1X03_NO_SILK 2
19 Reset S3 TACTILE-PTH 1
20 D12 S4 TACTILE-PTH 1
21 Male JP12 1X06 1
22 REVISION U$1 REVISION 1
23 FIDUCIAL FID1,FID2 FIDUCIAL-1X2 2

Unfold

Project Attachments
Empty
Project Members
Target complaint
Related Projects
Change a batch
Loading...
Add to album ×

Loading...

reminder ×

Do you need to add this project to the album?

服务时间

周一至周五 9:00~18:00
  • 0755 - 2382 4495
  • 153 6159 2675

服务时间

周一至周五 9:00~18:00
  • 立创EDA微信号

    easyeda

  • QQ交流群

    664186054

  • 立创EDA公众号

    lceda-cn