Editor Version ×
Standard

1.Easy to use and quick to get started

2.The process supports design scales of 300 devices or 1000 pads

3.Supports simple circuit simulation

4.For students, teachers, creators

Profession

1.Brand new interactions and interfaces

2.Smooth support for design sizes of over 5,000 devices or 10,000 pads

3.More rigorous design constraints, more standardized processes

4.For enterprises, more professional users

Ongoing

STD New Project

License:

Mode: Editors' pick

  • 273
  • 0
  • 0
Update time: 2016-10-04 02:35:41
Creation time: 2016-09-29 22:47:25
Description
Empty
Design Drawing
schematic diagram
1 /
PCB
1 /
The preview image was not generated, please save it again in the editor.
ID Name Designator Footprint Quantity
1 555 NE555(CLOCK),NE555(TIMER) DIP08 2
2 10n C1,C4 C1 2
3 100k R1,R2 R3 2
4 6M8 R2 R3 1
5 100n C2 C1 1
6 74HCT74 DFLIPFLOP NONE 1
7 74HC153 U2 PRSP0016DH-B_N 1
8 R3 0-100K,1-100K R3 2
9 1k R1,R7 R3 2
10 10u C2 C1 1
11 74HC157 STATES(N/P),STATES(NEXT/PREV) SOIC-16 2
12 470k R4 R3 1
13 10u C3 CP_8X13MM 1
14 4k7 R2,R3 R3 2
15 74HC73 DIRECTIONCHANGER,DIRECTIONCHANGER1/2 DIP14 2
16 74HC04 NOTGATE DIP14 1
17 74HCT393 COUNTER(12),COUNTER(MOD48) NONE 2
18 74HC08 ANDGATE,LOGICFORCOUNTER DIP 2
19 0-500k R4 R3 1
20 Dual 7-segment display (INTERNALDECODER) DIP18 1
21 74HC32 ORGATE DIP 1
22 LED D2 LED3MM 1
23 NO Q2 SOT23 1
24 39k R8 R3 1
25 74HC112 COUNTER1/3,COUNTER2/3,COUNTER3/3 DIP16 3
26 74HC00 NO,U8 DIP 2

Unfold

Project Attachments
Empty
Project Members
Target complaint
Related Projects
Change a batch
Loading...
Add to album ×

Loading...

reminder ×

Do you need to add this project to the album?

服务时间

周一至周五 9:00~18:00
  • 0755 - 2382 4495
  • 153 6159 2675

服务时间

周一至周五 9:00~18:00
  • 立创EDA微信号

    easyeda

  • QQ交流群

    664186054

  • 立创EDA公众号

    lceda-cn