Editor Version ×
Standard

1.Easy to use and quick to get started

2.The process supports design scales of 300 devices or 1000 pads

3.Supports simple circuit simulation

4.For students, teachers, creators

Profession

1.Brand new interactions and interfaces

2.Smooth support for design sizes of over 5,000 devices or 10,000 pads

3.More rigorous design constraints, more standardized processes

4.For enterprises, more professional users

Ongoing

STD sema

License: Public Domain

Mode: Editors' pick

  • 158
  • 0
  • 0
Update time: 2018-11-18 10:14:37
Creation time: 2018-11-15 16:55:33
Description
Empty
Design Drawing
schematic diagram
1 /
PCB
1 /
The preview image was not generated, please save it again in the editor.
ID Name Designator Footprint Quantity Mounted
1 IR2184PBF U3 DIP-8 1 Yes
2 888 P9,P8 HDR-1X2/2.54 2 Yes
3 111 P7 HDR-1X1/2.54 1 Yes
4 222 P6 HDR-1X1/2.54 1 Yes
5 333 P5 HDR-1X1/2.54 1 Yes
6 444 P4 HDR-1X1/2.54 1 Yes
7 555 P3 HDR-1X1/2.54 1 Yes
8 666 P2 HDR-1X1/2.54 1 Yes
9 100uF C8,C12,C11,C10,C4,C7 CAP-D8.0XF3.5 6 Yes
10 1N4007RLG D2 DO-41 1 Yes
11 1uf C9,C6,C5 474J 400V CAPACITOR 3 Yes C54367
12 337 Q2,Q1 TO-92(TO-92-3) 2 Yes
13 4.7KΩ R14,R10,R15,R12,R9,R8 AXIAL-0.6 6 Yes
14 20r R11,R13,R6,R7,R2,R1 AXIAL-0.6 6 Yes
15 4007 D4,D3,D5,D6 DO-41 4 Yes
16 0.47uf C13,C3 474J 400V CAPACITOR 2 Yes C54367
17 1N4148 D1 4148IN 1 Yes
18 2n2k63 C2,C1 474J 400V CAPACITOR 2 Yes C54367
19 pot R3,R16,R17 RES-ADJ_CT-6ETH 3 Yes
20 7812 U4 TO220H 1 Yes
21 CD4046BE U2 PDIP-16 1 Yes

Unfold

Project Attachments
Empty
Project Members
Related Projects
Change a batch
Loading...
Add to album ×

Loading...

reminder ×

Do you need to add this project to the album?

服务时间

周一至周五 9:00~18:00
  • 0755 - 2382 4495
  • 153 6159 2675

服务时间

周一至周五 9:00~18:00
  • 立创EDA微信号

    easyeda

  • QQ交流群

    664186054

  • 立创EDA公众号

    lceda-cn