Editor Version ×
Standard

1.Easy to use and quick to get started

2.The process supports design scales of 300 devices or 1000 pads

3.Supports simple circuit simulation

4.For students, teachers, creators

Profession

1.Brand new interactions and interfaces

2.Smooth support for design sizes of over 5,000 devices or 10,000 pads

3.More rigorous design constraints, more standardized processes

4.For enterprises, more professional users

Ongoing

STD 2020.9.9 test

License: Public Domain

Mode: Editors' pick

  • 188
  • 0
  • 0
Update time: 2020-10-07 03:57:33
Creation time: 2020-09-09 08:26:57
Description
Empty
Design Drawing
schematic diagram
1 /
PCB
1 /
The preview image was not generated, please save it again in the editor.
ID Name Designator Footprint Quantity
1 10k R15 R0805 1
2 4.7k R12 R0805 1
3 100k R16,R17 R0805 2
4 100n C3,C77,C79,C80,C81,C82,C83,C84,C89,C90,C100,C101 C0805 12
5 105.6pF C4 C0805 1
6 220k R32,R34,R41,R39 R0805 4
7 68k R31,R33,R40,R38 R0805 4
8 10uF C8,C7,C10,C9,C13,C14,C11,C12 C0805 8
9 10u C73,C75,C85,C91,C92,C93,C94,C98,C99,C102,C103 CP_TANTALUM_CASE-A_EIA-3216-18_REFLOW 11
10 6Pins U6 6PINS 1
11 HDR-F-2.54_1x2 H2,H6,H7,H8,H3,H4 HDR-F-2.54_1X2 6
12 74HC74D,653 U11 SOIC-14_L8.7-W3.9-P1.27-LS6.0-BL 1
13 HEF4040BT,653 U10 SOIC-16_L9.9-W3.9-P1.27-LS6.0-BL 1
14 AD630ARZ U12,U13 SOIC-20_L13.0-W7.6-P1.27-LS10.6-BL 2
15 HEF4046BT,653 U9 SOIC-16_L9.9-W3.9-P1.27-LS6.0-BL 1
16 NE5532DR U14,U15 SOIC-8_L4.9-W3.9-P1.27-LS6.0-BL 2

Unfold

Project Attachments
Empty
Project Members
Related Projects
Change a batch
Loading...
Add to album ×

Loading...

reminder ×

Do you need to add this project to the album?

服务时间

周一至周五 9:00~18:00
  • 0755 - 2382 4495
  • 153 6159 2675

服务时间

周一至周五 9:00~18:00
  • 立创EDA微信号

    easyeda

  • QQ交流群

    664186054

  • 立创EDA公众号

    lceda-cn