PLL synt - EasyEDA open source hardware lab

Ongoing

STD PLL synt

Mode: Editors' pick

Update time： 2023-04-03 15:11:57

Creation time： 2021-08-13 09:34:36

Description

Empty

Design Drawing

schematic diagram

（ 1 / ）

PCB

（ 1 / ）

The preview image was not generated, please save it again in the editor.

BOM

ID	Name	Designator	Footprint	Quantity
1	22p	C1,C2	C0603	2
2	0.1u	C3,C11,C12,C13,C17,C22	C0603	6
3	1u	C4,C5,C7	C0603	3
4	33n	C6	C0603	1
5	16p	C8	C0603	1
6	32p	C9,C10	C0603	2
7	2p	C14	C0603	1
8	47n	C15,C16	C0603	2
9	120p	C18,C19	C0603	2
10	100n	C20	C0603	1
11	1n	C21	C0603	1
12	BB639	D1,D2	SOD-323	2
13	LM7001J	DA1	DIP-16	1
14	VCC	H1	HDR-F-2.54_1X2	1
15	HDR-F-2.54_1x2	H2	HDR-F-2.54_1X2	1
16	160n	L1	2222SQ-161	1
17	47n	L2	1515SQ-47N	1
18	34n	L3	1515SQ-68N	1
19	T	LED1,LED2,LED3,LED4,LED5	LED0805-R-RD_ORANGE	5
20	MISO	MISI	HDR-M-2.54_1X1	1
21	MOSI	MOSI	HDR-M-2.54_1X1	1
22	2N5551	Q1,Q2	TO-92-3_L4.9-W3.7-P1.27-L	2
23	BFG591	Q3	SOT223	1
24	BFR93A	Q4,Q5	SOT-23-3_L2.9-W1.3-P1.90-LS2.4-BR	2
25	10	R1,R7,R9	R0603	3
26	5.1k	R2	R0603	1
27	1.5k	R3,R4	R0603	2
28	15k	R5	R0603	1
29	100k	R6	R0603	1
30	47k	R8,R18	R0603	2
31	470	R10,R11	R0603	2
32	47	R12,R13	R0603	2
33	6.8k	R14	R0603	1
34	1k	R15,R16	R0603	2
35	2.2k	R17	R0603	1
36	RESET	RESET	HDR-M-2.54_1X1	1
37	RF_OUT	RF	HDR-F-2.54_1X2	1
38	SCL	SCL	HDR-M-2.54_1X1	1
39	ATTINY2313A-SU	U1	SOIC-20_L13.0-W7.6-P1.27-LS10.3-BL	1
40	AMS1117-5.0	U2	SOT-223_L6.5-W3.5-P2.30-LS7.0-BR	1
41	7.2MHz	X1	HC-49US_L11.5-W4.5-P4.88	1

Unfold

Project Attachments

Empty

Project Members

tl431