Modular Synth Clock Divider Module

10 months ago 293
  • Description
  • Documents
  • BOM
  • Attachments
  • Members
  • Comments

Description

Features

  • Internal clock divider
  • External clock divider ( CLK IN )
  • Accurate BPM measure
  • BPM adjusting
  • Trigger release adjusting
  • (Re-)programmable through attiny support

Documents

Circuit

Board

Frontpanel

BOM

ID Name Designator Footprint Quantity
1 10k R2,R1 ALPS_RK09D117 2
2 SW D6R10 U2,U3 SW D6R10 2
3 1M R14 R1206 1
4 20k R13 R1206 1
5 220 R12,R3 R1206 2
6 1k R11,R5,R6,R7,R8,R9,R10,R4 R1206 8
7 HDR-IDC-2.54-2X8P P1 IDC-TH_16P-P2.54_C3406 1
8 WQP-PJ301M-12_JACK 2,3,4,1,5 WQP-PJ301M-12_JACK 5
9 LED-TH-3mm_R LED4,LED2,LED1,LED3 LED-TH_BD3.0_RED 4
10 DT37SDM MDL1 DT37SDM_NO_SILK_DIGITS 1
11 HDR-F-2.54_1x4 ISP HDR-F-2.54_1X4 1
12 ATTINY1634 U4 SOIC-20_L13.0-W7.6-P1.27-LS10.6-BL 1

Attachments

None

Members

Success
The owner does not allow comments in this project now

Comments (0)

goToTop
你现在访问的是EasyEDA海外版,使用建立访问速度更快的国内版 https://lceda.cn(需要重新注册)
如果需要转移工程请在个人中心 - 工程 - 工程高级设置 - 下载工程,下载后在https://lceda.cn/editor 打开保存即可。
有问题联系QQ 3001956291 不再提醒
svg-battery svg-battery-wifi svg-books svg-more svg-paste svg-pencil svg-plant svg-ruler svg-share svg-user svg-logo-cn svg-double-arrow
We use cookies to offer you a better experience. Detailed information on the use of cookies on this website is provided in our Privacy Policy. By using this site, you consent to the use of our cookies.