Editor Version ×
Standard

1.Easy to use and quick to get started

2.The process supports design scales of 300 devices or 1000 pads

3.Supports simple circuit simulation

4.For students, teachers, creators

Profession

1.Brand new interactions and interfaces

2.Smooth support for design sizes of over 5,000 devices or 10,000 pads

3.More rigorous design constraints, more standardized processes

4.For enterprises, more professional users

Ongoing

STD Modular Synth Clock Divider Module

License: GPL 3.0

Mode: Editors' pick

  • 1.2k
  • 0
  • 0
Update time: 2021-10-17 09:17:46
Creation time: 2020-04-15 19:11:22
Description
# Features # - Internal clock divider - External clock divider ( CLK IN ) - Accurate BPM measure - BPM adjusting - Trigger release adjusting - (Re-)programmable through attiny support
Design Drawing
schematic diagram
1 /
PCB
1 /
The preview image was not generated, please save it again in the editor.
ID Name Designator Footprint Quantity
1 WQP-PJ301M-12_JACK 1,2,3,4,5 WQP-PJ301M-12_JACK 5
2 HDR-F-2.54_1x4 ISP HDR-F-2.54_1X4 1
3 LED-TH-3mm_R LED1,LED2,LED3,LED4 LED-TH_BD3.0_RED 4
4 DT37SDM MDL1 DT37SDM_NO_SILK_DIGITS 1
5 HDR-IDC-2.54-2X8P P1 IDC-TH_16P-P2.54_C3406 1
6 10k R1,R2 ALPS_RK09D117 2
7 220 R3,R12 R1206 2
8 1k R4,R5,R6,R7,R8,R9,R10,R11 R1206 8
9 20k R13 R1206 1
10 1M R14 R1206 1
11 SW D6R10 U2,U3 SW D6R10 2
12 ATTINY1634 U4 SOIC-20_L13.0-W7.6-P1.27-LS10.6-BL 1

Unfold

Project Attachments
Empty
Project Members
Target complaint
Related Projects
Change a batch
Loading...
Add to album ×

Loading...

reminder ×

Do you need to add this project to the album?

服务时间

周一至周五 9:00~18:00
  • 0755 - 2382 4495
  • 153 6159 2675

服务时间

周一至周五 9:00~18:00
  • 立创EDA微信号

    easyeda

  • QQ交流群

    664186054

  • 立创EDA公众号

    lceda-cn