Editor Version ×
Standard

1.Easy to use and quick to get started

2.The process supports design scales of 300 devices or 1000 pads

3.Supports simple circuit simulation

4.For students, teachers, creators

Profession

1.Brand new interactions and interfaces

2.Smooth support for design sizes of over 5,000 devices or 10,000 pads

3.More rigorous design constraints, more standardized processes

4.For enterprises, more professional users

Ongoing

STD TS152 V1.0 KIO - SuperI/O Board

License: Public Domain

Mode: Editors' pick

Cloned from TS152 V1.0 KIO - SuperI/O Board

  • 522
  • 0
  • 0
Update time: 2020-06-12 01:57:10
Creation time: 2020-06-10 18:27:04
Description
I/O board designed for RC2014 - Z84C90 - Super I/O chip
Design Drawing
schematic diagram
1 /
PCB
1 /
The preview image was not generated, please save it again in the editor.
ID Name Designator Footprint Quantity
1 3.686 MHz Y1 HC49US 1
2 Z84C90-KIO U1 PLCC84 1
3 KIO CLK Gen P8 2X3 1
4 CTC Ch3 P3 2X3 1
5 TXRX BUS Enable P16 2X3 1
6 EXT OSC U3 OSCILLATOR_KXO-200 RECT FOOTPRINT 1
7 33pF C2,C3 RAD-0.1 2
8 Header-Male-2.54_1x6 P1 HDR-6X1/2.54 1
9 74ALS688P U2 DIP-20-300-ELL 1
10 PIO A P6 HDR-10X2/2.54 1
11 PIO B P7 HDR-10X2/2.54 1
12 Outputs P11 SIP-4 1
13 EXTOSC P13 SIP-4 1
14 SC_BP-40 U4 SC-BP-40 1
15 2.2K R6,R7,R8,R9,R1,R2,R4,R5 AXIAL-0.3 8
16 DIP switchEI-04 SW1 DIP SWITCHEI-04 1
17 XOSC CLK P12 HDR-2X1/2.54 1
18 PWRA P14 HDR-2X1/2.54 1
19 PWRB P15 HDR-2X1/2.54 1
20 CTC Ch1 P9 HDR-3X1/2.54 1
21 CTC Ch0 P10 HDR-3X1/2.54 1
22 CTC Ch2 P2 HDR-3X1/2.54 1
23 0.1uF C4,C5,C1,C6 RAD-0.1 4
24 Chan A P4 HDR-1X06-A-M-2.54MM 1
25 Chan B P5 HDR-1X06-A-M-2.54MM 1
26 10KΩ R3 SIP-9 1

Unfold

Project Attachments
Empty
Project Members
Related Projects
Change a batch
Loading...
Add to album ×

Loading...

reminder ×

Do you need to add this project to the album?

服务时间

周一至周五 9:00~18:00
  • 0755 - 2382 4495
  • 153 6159 2675

服务时间

周一至周五 9:00~18:00
  • 立创EDA微信号

    easyeda

  • QQ交流群

    664186054

  • 立创EDA公众号

    lceda-cn