You need to use EasyEDA editor to create some projects before publishing
Robert Buckfield
593 5
AnthonyB314159
Object names are case-sensitive between schematic and PCB
posted by AnthonyB314159 , 6 years ago. replied by UserSupport , 6 years ago.
435 2
Robert Buckfield
Slotted holes?
posted by Robert Buckfield , 6 years ago. replied by UserSupport , 6 years ago.
1816 4
elPlatino
Generating Gerber - Drilling File Question
posted by elPlatino , 6 years ago. replied by UserSupport , 6 years ago.
1204 1
zombieshaman
Copper area for multiple board.
posted by zombieshaman , 6 years ago. replied by zombieshaman , 6 years ago.
711 3
mr.yu1991
Export PDF file get larger than original.
posted by mr.yu1991 , 6 years ago. replied by mr.yu1991 , 6 years ago.
497 2
RCAguy
What happened to "Group\Ungroup?" - How can I ungroup a group?
posted by RCAguy , 6 years ago. replied by andyfierman , 6 years ago.
1226 2
paulo.alcobia
Pick and Place Centroids file
posted by paulo.alcobia , 6 years ago. replied by paulo.alcobia , 6 years ago.
2344 1
Michael11
cant get my voltage regulator to work (AP2210K-3.3TRE1)
posted by Michael11 , 6 years ago. replied by andyfierman , 6 years ago.
967 3
jonodug
Edge Plating PCB
posted by jonodug , 6 years ago. replied by MikeDB , 6 years ago.
3021 5
bwinter
Allow "Reorder" By Others
posted by bwinter , 6 years ago. replied by bwinter , 6 years ago.
1618 4
MikeDB
Ground planing being a bit unrealistic
posted by MikeDB , 6 years ago. replied by MikeDB , 6 years ago.
758 2
masivas
The copper mask is not filling the total PCB, why?
posted by masivas , 6 years ago. replied by andyfierman , 6 years ago.
657 7
imh747
Better Resistor
posted by imh747 , 6 years ago. replied by imh747 , 6 years ago.
440 2
missile666
Connecting VCC through a solid region makes VCC look unrouted
posted by missile666 , 6 years ago. replied by missile666 , 6 years ago.
783 3
peternarbus
Net Errors in PCB View Only
posted by peternarbus , 6 years ago. replied by peternarbus , 6 years ago.
808 2
nkcruz
Error Clearance cannot be less than DRC setting value....??
posted by nkcruz , 6 years ago. replied by andyfierman , 5 years ago.
2063 8
Hari priya
sheet size
posted by Hari priya , 6 years ago. replied by andyfierman , 6 years ago.
5106 1
MikeDB
Handle different sizes of via better.
posted by MikeDB , 6 years ago. replied by andyfierman , 6 years ago.
798 4
rom1nux
874 3
siri87
silkscreen is filled instead of outline
posted by siri87 , 6 years ago. replied by andyfierman , 6 years ago.
515 1
sdobbie
Holes in copper area not disappearing
posted by sdobbie , 6 years ago. replied by sdobbie , 6 years ago.
547 1
MikeDB
Don't flag me that I've just posted a response !
posted by MikeDB , 6 years ago. replied by andyfierman , 6 years ago.
618 1
MikeDB
Automatic fattening of tracks
posted by MikeDB , 6 years ago. replied by MikeDB , 6 years ago.
796 2
goToTop
你现在访问的是EasyEDA海外版,建议访问速度更快的国内版 https://lceda.cn(需要重新注册)
如果需要转移工程请在个人中心 - 工程 - 工程高级设置 - 下载工程,下载后在https://lceda.cn/editor 打开保存即可。
联系我们:https://docs.lceda.cn/cn/FAQ/Contact-Us/index.html不再提醒
svg-battery svg-battery-wifi svg-books svg-more svg-paste svg-pencil svg-plant svg-ruler svg-share svg-user svg-logo-cn svg-double-arrow -mockplus- -mockplus- -mockplus- -mockplus- -mockplus- -mockplus- -mockplus- -mockplus-@1x -mockplus-

Cookie Notice

Our website uses essential cookies to help us ensure that it is working as expected, and uses optional analytics cookies to offer you a better browsing experience. To find out more, read our Cookie Notice