Public Domain
2-input CMOS NAND gate
| ID | Name | Designator | Quantity | Mounted |
|---|---|---|---|---|
| 1 | PMOS_D4 | M1,M4 | 2 | Yes |
| 2 | NMOS_D4 | M2,M3 | 2 | Yes |
| 3 | PULSE(5 0 0n 1n 1n 10u 20u) | V1 | 1 | No |
| 4 | PULSE(5 0 0n 1n 1n 5u 10u) | V2 | 1 | No |
| 5 | 5 | V3 | 1 | No |
Comments (0)