License

MIT

Recommend Projects

RC80 24 Bit Page Decoder

1 year ago 165
  • Description
  • Documents
  • BOM
  • Attachments
  • Members
  • Comments

Description

CAUTION! ENTERING TESTING/VALIDATION

UPDATE: Added Male 1x8 2.54 headers (GND) for alternate implementation of '688 select. Permits Male Header Jumper Blocks to be employed in lieu of the switch. Either will work.

Add-on card for decoding extended addresses generated by the Z280 and creating convolved chip selects that are placed on RC80 USER pins for consumption by cards that can take advantage of them.

One card set that would benefit from this decoder card: RC80_PRIOPIO V1.0 and V2.0 boards - under development.

Early Specification Notes:

Original concept artist and oversight/guidance person: Colin MacArthur

"As for the "Page" decoder card for 16 / 24 Bit addresses

My thought were to have 2 x '688 one for A8-A15 and 1 for A16-A24 and a '02 NOR gate to combined and invert... Each of the '688 would have a set of 8 jumpers and a 9 pin (8 x 10k ) SIP RP...

The High address '688 would output to USR5 (Jumper for Active High or Active Low using on of the '02 as an inverter) The LOW address '688 would output to USR6 ( Jumper for Active High or Active Low using on of the '02 as an inverter) And both would go into a '02 and that output would go the USR7 ( Jumper for Active High or Active Low using on of the '02 as an inverter)

On USR5 you would have an output to select a 64k of 16M I/O Page ( z280 I/O Page / etc) On USR6 you would have an output to select a 256 of 64k I/O Page (z180 / 80186 / etc) On USR7 you would have an output to select a 256 of 16M I/O Page (z280 / etc)

As each section could be independent, the High '688 & '02 would be optional...

Documents

RC80 24 Bit Page Decoder

RC80 24 Bit Page Decoder

BOM

ID Designator Footprint Quantity
1 SW1,SW2 DIPSWITCH-08 2
2 JPH2 HDR-1X03-S-M-2.54MM 1
3 JP-USER5,JP-USER6 HDR-1X03-S-M-2.54MM 2
4 JPL2,JP-USER7 HDR-1X03-S-M-2.54MM 2
5 C3,C2,C1 CAP-RAD-2.54MM 3
6 S1 RC2014-HDR-2X40-S-F-R-2.54MM 1
7 RN2,RN1 R_ARRAY_SIP9 2
8 U1,U2 DIP20 2
9 H1,H2 HDR-TH_8P-P2.54-V-M 2
10 JPH1,JPL1 HDR-1X02-S-M-2.54MM 2
11 U3 DIP14 1

Attachments

None
Success
The owner does not allow comments in this project now

Comments (0)

goToTop
你现在访问的是EasyEDA海外版,使用建立访问速度更快的国内版 https://lceda.cn(需要重新注册)
如果需要转移工程请在个人中心 - 工程 - 工程高级设置 - 下载工程,下载后在https://lceda.cn/editor 打开保存即可。
有问题联系QQ 3001956291 不再提醒
svg-battery svg-battery-wifi svg-books svg-more svg-paste svg-pencil svg-plant svg-ruler svg-share svg-user svg-logo-cn svg-double-arrow
We use cookies to offer you a better experience. Detailed information on the use of cookies on this website is provided in our Privacy Policy. By using this site, you consent to the use of our cookies.